zfy0701 / Parallel-LZ77Links
an new parallel algorithm for LZ77 compression based on suffix array
☆22Updated 12 years ago
Alternatives and similar repositories for Parallel-LZ77
Users that are interested in Parallel-LZ77 are comparing it to the libraries listed below
Sorting:
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- The Shang high-level synthesis framework☆120Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- FPGA related files for ORAM☆13Updated 9 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆32Updated last year
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Useful utilities for BAR projects☆31Updated last year
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆23Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- SmartNIC☆14Updated 6 years ago
- A Hardware Pipeline Description Language☆45Updated last year
- ☆19Updated 10 years ago