Alternatives and similar repositories for Parallel-LZ77

Users that are interested in Parallel-LZ77 are comparing it to the libraries listed below

• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆50Updated 8 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• facebookresearch / deepfloat
  An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.
  ☆399Updated 2 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆140Updated 2 months ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Updated 5 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 6 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆65Updated 2 years ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 7 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆27Updated 7 years ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Updated 7 years ago
• google / bottlerocket
  ☆110Updated 7 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• admk / soap
  soap - Structural Optimisation of Arithmetic Programs
  ☆24Updated 9 years ago
• Twine-Umich / Twine
  ☆11Updated 3 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆176Updated 2 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆88Updated 3 years ago
• FelixWinterstein / FPGA-shared-mem
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆18Updated 8 years ago
• fpgasystems / ZipML-XeonFPGA
  FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)
  ☆33Updated 5 years ago
• mit-carbon / Graphite
  A parallel, distributed simulator for multicores.
  ☆184Updated 10 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆36Updated 5 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 8 years ago
• LvNA-system / labeled-RISC-V
  ☆168Updated 4 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated 3 months ago