Alternatives and similar repositories for Parallel-LZ77

Users that are interested in Parallel-LZ77 are comparing it to the libraries listed below

• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆50Updated 8 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• facebookresearch / deepfloat
  An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.
  ☆398Updated 2 years ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆140Updated last month
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆65Updated 2 years ago
• mit-carbon / Graphite
  A parallel, distributed simulator for multicores.
  ☆184Updated 10 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Updated 5 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• ziyan / altera-de2-ann
  Artificial Neural Network on Altera DE2
  ☆35Updated 10 years ago
• jackwadden / ANMLZoo
  High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…
  ☆35Updated 2 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• LEAP-FPGA / leap-documentation
  ☆24Updated 9 years ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 7 years ago
• wsmoses / Tapir-LLVM
  Tapir extension to LLVM for optimizing Parallel Programs
  ☆131Updated 5 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• ACSAlab / olive
  A Lightweight Graph Processing Framework for Multi-GPUs
  ☆14Updated 10 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• CMU-SAFARI / Cache-Memory-Hog
  Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…
  ☆21Updated 9 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• clord / MIPS-CPU-Simulator
  This is a mips simulator I wrote once to help my understanding of pipelines, branch prediction, assembly language, and more.
  ☆65Updated 6 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆36Updated 5 years ago
• LvNA-system / labeled-RISC-V
  ☆168Updated 4 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆27Updated 7 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• andestech / riscv-llvm
  ☆14Updated 8 years ago