zfy0701 / Parallel-LZ77Links
an new parallel algorithm for LZ77 compression based on suffix array
☆22Updated 12 years ago
Alternatives and similar repositories for Parallel-LZ77
Users that are interested in Parallel-LZ77 are comparing it to the libraries listed below
Sorting:
- doppioDB - A hardware accelerated database☆51Updated 8 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- A parallel, distributed simulator for multicores.☆185Updated 10 years ago
- ☆23Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Memory System Microbenchmarks☆65Updated 3 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 months ago
- Full-system simulator for PARD architecture based on gem5☆53Updated 10 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- A C to verilog compiler☆52Updated 10 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 8 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆121Updated 5 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆35Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- ☆169Updated 4 years ago
- Tapir extension to LLVM for optimizing Parallel Programs☆132Updated 5 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- RISC-V XBitmanip Extension☆25Updated 6 years ago
- ☆14Updated 10 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆165Updated 7 years ago