Alternatives and similar repositories for MIPS-CPU

Users that are interested in MIPS-CPU are comparing it to the libraries listed below

• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆103Updated 4 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆145Updated 10 years ago
• nxbyte / ARM-LEGv8
  Verilog Implementation of an ARM LEGv8 CPU
  ☆107Updated 6 years ago
• jmahler / mips-cpu
  MIPS CPU implemented in Verilog
  ☆616Updated 7 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆63Updated 3 weeks ago
• zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial
  Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …
  ☆133Updated 2 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆52Updated 6 years ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆130Updated 5 years ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆75Updated 6 years ago
• r0the / logi7400
  Logisim 7400 series integrated circuits library
  ☆122Updated 5 years ago
• govardhnn / RISC_V_Single_Cycle_Processor
  My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …
  ☆24Updated 2 years ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆47Updated 2 years ago
• T-K-233 / RISC-V-Single-Cycle-CPU
  RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
  ☆437Updated 4 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆191Updated 3 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆102Updated last month
• skyzh / mips-cpu
  💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
  ☆31Updated 4 years ago
• mortie / CPU-16
  Logisim CPU.
  ☆32Updated 2 years ago
• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆68Updated 7 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆33Updated 5 years ago
• Michaelvll / RISCV_CPU
  A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
  ☆84Updated 5 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆111Updated 4 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆184Updated last year
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆225Updated 5 months ago
• estufa-cin-ufpe / RISC-V-Pipeline
  32-bit 5-stage pipelined RISC-V processor in SystemVerilog
  ☆20Updated last year
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆164Updated 6 months ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆69Updated 3 months ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆58Updated 4 years ago