skyzh / mips-cpu
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆31Updated 4 years ago
Alternatives and similar repositories for mips-cpu:
Users that are interested in mips-cpu are comparing it to the libraries listed below
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 7 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 9 months ago
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆82Updated 5 years ago
- riscv32i-cpu☆19Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆74Updated 5 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆278Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 3 years ago
- Naïve MIPS32 SoC implementation☆114Updated 4 years ago
- ☆34Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- Various caches written in Verilog-HDL☆120Updated 10 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆149Updated 2 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆19Updated 3 months ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆14Updated 5 years ago
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆29Updated 6 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- ☆85Updated 2 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- 一生一芯的信息发布和内容网站☆130Updated last year
- ☆122Updated 2 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆124Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 5 years ago