💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆33Jul 5, 2020Updated 6 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🌈 BlueSense is a long-term project for monitoring Shanghai environment data.☆26Jul 20, 2022Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small Lua formatter / pretty printer☆12Nov 25, 2020Updated 5 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- A tiny C compiler based on LLVM and ANTLR4☆10Jan 13, 2019Updated 7 years ago
- 实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统☆14Apr 1, 2025Updated last year
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 8 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- Personal portfolio☆13Sep 1, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- My operating system! Written in Rust. Only support UEFI x86_64☆16Oct 16, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Optimized C++ ECDSA verifier for secp256k1☆12Mar 21, 2013Updated 13 years ago
- [EMNLP 2025 Oral] Official codebase for Seeing More, Saying More: Lightweight Language Experts are Dynamic Video Token Compressors.☆18Sep 7, 2025Updated last year
- A novel dynamic recommendation model that focuses on users who have interactions in the past but turn relatively inactive recently☆15Sep 16, 2022Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SIGIR 2022: Privacy-Preserving Synthetic Data Generation for Recommendation Systems☆10Nov 17, 2022Updated 3 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆15May 3, 2019Updated 7 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Official Implementation for paper "Pretraining A Large Language Model using Distributed GPUs: A Memory-Efficient Decentralized Paradigm"☆23May 8, 2026Updated 4 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆36Sep 6, 2026Updated 2 weeks ago
- 华科七边形，欢迎各位朋友的指导与交流。☆32Nov 9, 2024Updated last year
- [RAL2026] Official codebase for LiveVLN: Breaking the Stop-and-Go Loop in Vision-Language Navigation☆23Apr 22, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆19Oct 25, 2023Updated 2 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆120Jul 12, 2020Updated 6 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- 超级课程表小程序super_course_schedule的服务接口☆16Jul 19, 2017Updated 9 years ago
- CHIP-8 interpreter written in Rust☆11May 23, 2020Updated 6 years ago
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago