skyzh / mips-cpu
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆28Updated 4 years ago
Alternatives and similar repositories for mips-cpu:
Users that are interested in mips-cpu are comparing it to the libraries listed below
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆36Updated 6 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 6 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- A MIPS CPU implemented in Verilog☆65Updated 7 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- ☆33Updated 5 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 2 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆77Updated 5 years ago
- riscv32i-cpu☆19Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 2 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆105Updated 5 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆166Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- nscscc2018☆26Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆117Updated 4 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Updated 9 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆36Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆71Updated last year