skyzh / mips-cpuLinks
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆31Updated 4 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated 11 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 4 years ago
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- ☆34Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆82Updated 5 years ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- riscv32i-cpu☆18Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆127Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Run rocket-chip on FPGA☆68Updated 7 months ago
- 《自己动手写CPU》一书附带的文件☆82Updated 7 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 7 months ago
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆29Updated 6 years ago
- RISC-V 64 CPU☆10Updated 2 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆84Updated 5 years ago