skyzh / mips-cpuLinks
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆31Updated 5 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- riscv32i-cpu☆18Updated 4 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 5 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- ☆34Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- CQU Dual Issue Machine☆35Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- nscscc2018☆26Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆118Updated 10 months ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆207Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 5 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆295Updated 7 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆75Updated 8 months ago
- 计算机组成原理课程32位监控程序☆49Updated 5 years ago