skyzh / mips-cpu
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆31Updated 4 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 10 months ago
- ☆34Updated 5 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- riscv32i-cpu☆18Updated 4 years ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆127Updated 5 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆79Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆283Updated 7 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆82Updated 5 years ago
- Various caches written in Verilog-HDL☆123Updated 10 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆74Updated 6 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆29Updated 6 years ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆111Updated 4 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆73Updated 5 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆38Updated 4 years ago
- nscscc2018☆26Updated 6 years ago
- A simple RISC-V CPU written in Verilog.☆62Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago