skyzh / mips-cpu
💻 A 5-stage pipeline MIPS CPU implementation in Verilog.
☆29Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for mips-cpu
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- riscv32i-cpu☆18Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- A MIPS CPU implemented in Verilog☆63Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆31Updated 6 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆194Updated 4 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆74Updated 4 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 4 years ago
- ☆33Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- 我的一生一芯项目☆16Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆55Updated 2 years ago
- nscscc2018☆26Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- Pipelined RISC-V CPU☆21Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆74Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆143Updated last year
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆162Updated 3 years ago
- CQU Dual Issue Machine☆34Updated 4 months ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆114Updated 2 months ago