Alternatives and similar repositories for CPU-16:

Users that are interested in CPU-16 are comparing it to the libraries listed below

• stsvetkov / L8cpu
  8bit CPU using 7400 series logic in Logisim.
  ☆27Updated 6 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆69Updated 6 years ago
• dag10 / Logisim_CPU
  Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…
  ☆12Updated 8 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 7 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• Basman74 / Sweet32-CPU
  Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)
  ☆36Updated 9 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• zylin / zpugcc
  ☆51Updated 7 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 6 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• fallen / tinycpu
  Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
  ☆32Updated 13 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆53Updated last year
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆52Updated 7 years ago
• DoctorWkt / CSCvon8
  A crazy small 8-bit CPU built with only seventeen 7400-series chips.
  ☆104Updated 4 years ago
• sehugg / nanoasm
  a tiny configurable assembler for Verilog projects
  ☆11Updated 3 years ago
• mvdhoning / fprpbm
  Bare Metal programming on the RaspberryPi using FreePascal
  ☆15Updated 9 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆51Updated 5 years ago
• lawrie / blackicemxbook
  ☆26Updated 5 years ago
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 4 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated 2 months ago
• douggilliland / R32V2020
  My 32-bit RISC CPU for smallish FPGAs
  ☆18Updated 2 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 6 years ago
• lzw545 / opengg
  OpenGL-like graphics pipeline on a Xilinx FPGA
  ☆32Updated 14 years ago
• svn2github / sdcc
  This is a clone of an SVN repository at http://svn.code.sf.net/p/sdcc/code/trunk. It had been cloned by http://svn2github.com/ , but the …
  ☆42Updated 6 years ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆20Updated 2 years ago
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆18Updated 7 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆33Updated 6 years ago