Alternatives and similar repositories for CPU-16

Users that are interested in CPU-16 are comparing it to the libraries listed below

• hneemann / Assembler
  Assembler for the Digital example processor
  ☆55Updated last year
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆71Updated 6 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 4 years ago
• Basman74 / Sweet32-CPU
  Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)
  ☆37Updated 9 years ago
• krishnan-r / Logisim-RISC-Processor
  A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.
  ☆17Updated 7 years ago
• vsergeev / v8cpu
  v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
  ☆13Updated 7 years ago
• stsvetkov / L8cpu
  8bit CPU using 7400 series logic in Logisim.
  ☆29Updated 7 years ago
• kaos / ecos
  ☆22Updated 12 years ago
• DoctorWkt / CSCvon8
  A crazy small 8-bit CPU built with only seventeen 7400-series chips.
  ☆106Updated 5 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• svn2github / sdcc
  This is a clone of an SVN repository at http://svn.code.sf.net/p/sdcc/code/trunk. It had been cloned by http://svn2github.com/ , but the …
  ☆42Updated 6 years ago
• mrw00kie / s5M0802
  ☆15Updated 6 years ago
• jarikomppa / emu8051
  8051/8052 emulator with curses-based UI
  ☆125Updated last year
• zylin / zpugcc
  ☆51Updated 8 years ago
• grself / CIS221_Text
  This is the text for my Cochise College CIS 221 Digital Logic class
  ☆17Updated 4 years ago
• embmicro / mojo-arduino
  This is the base code using by the Mojo V3 to load the FPGA and act as a USB to serial port/ADC for the FPGA. This code is intended to be…
  ☆35Updated 6 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆21Updated 8 years ago
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆17Updated 6 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated last year
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆53Updated 2 years ago
• lawrie / blackicemxbook
  ☆26Updated 5 years ago
• douggilliland / R32V2020
  My 32-bit RISC CPU for smallish FPGAs
  ☆18Updated 3 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 11 years ago
• freecores / arm4u
  ARM4U
  ☆34Updated 11 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆49Updated 8 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆54Updated 6 years ago
• ZipCPU / icozip
  A ZipCPU demonstration port for the icoboard
  ☆19Updated 3 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated last year