Alternatives and similar repositories for RISCV-Simulator

Users that are interested in RISCV-Simulator are comparing it to the libraries listed below

• OpenXiangShan / NEMU
  ☆288Updated this week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆174Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆176Updated 9 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆139Updated last year
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆106Updated 6 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆147Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 10 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆295Updated 7 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 6 months ago
• DawnCarol / DawnCarol
  ☆200Updated 3 months ago
• nscscc2019ucas / nscscc2019ucas
  ☆35Updated 5 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆146Updated 11 months ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆251Updated 4 years ago
• OpenXiangShan / GEM5
  ☆93Updated this week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆285Updated 3 weeks ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆585Updated 11 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆81Updated last year
• OSCPU / ysyx-workbench
  ☆156Updated this week
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 4 years ago