Alternatives and similar repositories for Logisim

Users that are interested in Logisim are comparing it to the libraries listed below

• kevinawalsh / logisim-evolution
  Digital logic designer and simulator
  ☆123Updated 4 months ago
• ZubinGou / 8086-emulator
  An Intel 8086 CPU emulator in Python with GUI.
  ☆139Updated last year
• lawrancej / logisim
  Git fork of Logisim code base
  ☆220Updated 8 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆68Updated 2 months ago
• T-K-233 / RISC-V-Single-Cycle-CPU
  RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
  ☆435Updated 4 months ago
• BenjaminSchaaf / turning-complete-riscv
  Rust support for a CPU I made
  ☆101Updated 2 years ago
• r0the / logi7400
  Logisim 7400 series integrated circuits library
  ☆122Updated 5 years ago
• pmonta / FPGA-netlist-tools
  Tools for emulating transistor-level netlists on FPGAs
  ☆111Updated 14 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆156Updated 2 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆133Updated 2 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆53Updated last year
• dosasm / masm-tasm
  run and debug TASM/MASM code in VSCode via JSDos, DOSBox and msdos-player
  ☆166Updated 2 months ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆488Updated 6 months ago
• Zeal8bit / Zeal-WebEmulator
  A browser-based emulator for Zeal 8-bit Computer
  ☆98Updated 3 months ago
• leijurv / Logisim-RISC-V
  ☆39Updated 7 years ago
• user202729 / fxesplus
  ☆69Updated last year
• Woodykaixa / masm-code
  Integrate Masm syntax highlight and call DOSBox in VSCode
  ☆33Updated 3 years ago
• sunzenshen / mhrd-solutions
  My solutions to the NAND-to-CPU game MHRD
  ☆47Updated 8 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆183Updated last year
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 3 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆783Updated this week
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 10 years ago
• jarikomppa / emu8051
  8051/8052 emulator with curses-based UI
  ☆124Updated last year
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆184Updated 5 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 5 months ago
• NJU-ProjectN / fceux-am
  ☆97Updated 6 months ago
• 61c-teach / venus
  RISC-V instruction set simulator built for education
  ☆32Updated 2 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆222Updated 3 months ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆74Updated 9 months ago