Alternatives and similar repositories for Logisim

Users that are interested in Logisim are comparing it to the libraries listed below

• T-K-233 / RISC-V-Single-Cycle-CPU
  RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
  ☆450Updated last year
• lawrancej / logisim
  Git fork of Logisim code base
  ☆224Updated 9 years ago
• kevinawalsh / logisim-evolution
  Digital logic designer and simulator
  ☆129Updated 2 weeks ago
• pmonta / FPGA-netlist-tools
  Tools for emulating transistor-level netlists on FPGAs
  ☆116Updated 14 years ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆74Updated 10 months ago
• r0the / logi7400
  Logisim 7400 series integrated circuits library
  ☆130Updated 6 years ago
• ZubinGou / 8086-emulator
  An Intel 8086 CPU emulator in Python with GUI.
  ☆146Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆63Updated 2 years ago
• BenjaminSchaaf / turning-complete-riscv
  Rust support for a CPU I made
  ☆119Updated 3 years ago
• eugenelepekhin / LogicCircuit
  LogicCircuit – is free, open source educational software for designing and simulating digital logic circuits.
  ☆81Updated 2 months ago
• Zeal8bit / Zeal-WebEmulator
  A browser-based emulator for Zeal 8-bit Computer
  ☆102Updated 2 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆87Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆159Updated 3 years ago
• leijurv / Logisim-RISC-V
  ☆41Updated 7 years ago
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆323Updated 2 weeks ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆44Updated 11 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆365Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆59Updated 2 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆165Updated last year
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆83Updated 6 years ago
• Zeal8bit / Zeal-8-bit-OS
  An Operating System for Z80 computers, written in assembly
  ☆657Updated this week
• Woodykaixa / masm-code
  Integrate Masm syntax highlight and call DOSBox in VSCode
  ☆34Updated 3 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆233Updated 11 months ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆140Updated 3 years ago
• jarikomppa / emu8051
  8051/8052 emulator with curses-based UI
  ☆133Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆148Updated last year