ejrh / cpuLinks
A very primitive but hopefully self-educational CPU in Verilog
☆152Updated 11 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- Verilog implementation of a RISC-V core☆134Updated 7 years ago
- A simple RISC V core for teaching☆200Updated 4 years ago
- A simple, basic, formally verified UART controller☆321Updated last year
- RISC-V CPU Core☆404Updated 7 months ago
- An open source CPU design and verification platform for academia☆115Updated 5 months ago
- Basic RISC-V CPU implementation in VHDL.☆172Updated 5 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆415Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆680Updated 6 months ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆93Updated 7 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago
- A Tiny Processor Core☆114Updated 6 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆571Updated 5 months ago
- CPU microarchitecture, step by step☆206Updated 5 years ago
- OpenRISC 1200 implementation☆177Updated 10 years ago
- A Verilog HDL model of the MOS 6502 CPU☆364Updated 2 years ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆190Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Updated 5 years ago
- A Video display simulator☆175Updated 8 months ago
- Various caches written in Verilog-HDL☆127Updated 10 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆330Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Updated 7 years ago
- Basic RISC-V Test SoC☆167Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆283Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- Small footprint and configurable DRAM core☆462Updated last week
- A simple implementation of a UART modem in Verilog.☆172Updated 4 years ago