A very primitive but hopefully self-educational CPU in Verilog
☆151Jan 21, 2015Updated 11 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- MIPS CPU implemented in Verilog☆643Oct 3, 2017Updated 8 years ago
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- Verification Excellence Knowledge Sharing☆24Jul 14, 2014Updated 11 years ago
- The Easy 8-bit Processor☆187Jun 9, 2014Updated 11 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- FORTH implementation for 65C02☆13Jul 23, 2021Updated 4 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Design of a 16-Bit CPU using Verilog☆47Jun 11, 2019Updated 6 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆76Mar 29, 2023Updated 2 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 10 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Feb 19, 2016Updated 10 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago
- Rust on STM32H7 Microcontrollers☆15Oct 9, 2019Updated 6 years ago
- Lechef - Logic Circuit Exercise Framework for visualizing and creating exercises on logic circuit basics in JavaScript☆14Feb 28, 2015Updated 11 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Dec 19, 2023Updated 2 years ago
- A Verilog HDL model of the MOS 6502 CPU☆367Apr 8, 2023Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- Boilerplates and examples for programming STM32 in ARM assembler☆18Feb 20, 2016Updated 10 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆119Oct 2, 2019Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Sep 18, 2016Updated 9 years ago
- Simple RISC-V emulator☆16Sep 4, 2020Updated 5 years ago
- Fork from git://git.openpilot.org/OpenPilot.git to track Vinz's modifications (moved over to http://github.com/Taulabs)☆54Feb 23, 2013Updated 13 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- A homebrew 65C02 based computer with PS/2 Keyboard, Serial & Parallel IO + 3 Expansion slots☆22May 20, 2022Updated 3 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Nov 30, 2022Updated 3 years ago
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago