ejrh / cpuLinks
A very primitive but hopefully self-educational CPU in Verilog
☆148Updated 10 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A simple RISC V core for teaching☆193Updated 3 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- An open source CPU design and verification platform for academia☆112Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- CPU microarchitecture, step by step☆198Updated 4 years ago
- RISC-V CPU Core☆370Updated 2 months ago
- A Video display simulator☆171Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 months ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆153Updated 3 years ago
- Ariane is a 6-stage RISC-V CPU☆143Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆551Updated last week
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- A Tiny Processor Core☆110Updated last month
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- Verilog SDRAM memory controller☆340Updated 8 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆514Updated 2 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago