A very primitive but hopefully self-educational CPU in Verilog
☆154Jan 21, 2015Updated 11 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MIPS CPU implemented in Verilog☆654Oct 3, 2017Updated 8 years ago
- A simulator for a simple RISC CPU in C☆49Mar 6, 2022Updated 4 years ago
- A simple 8-bit computer build in Verilog.☆93Jun 2, 2025Updated last year
- Verification Excellence Knowledge Sharing☆23Jul 14, 2014Updated 12 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Tutorial on building your own CPU, in Verilog☆36Apr 25, 2022Updated 4 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆19Sep 12, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,599May 12, 2026Updated 3 months ago
- Verilog 实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 11 years ago
- A small, light weight, RISC CPU soft core☆1,573Dec 8, 2025Updated 8 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆81Mar 29, 2023Updated 3 years ago
- A Verilog HDL model of the MOS 6502 CPU☆386Apr 8, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FORTH implementation for 65C02☆13Jul 23, 2021Updated 5 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆18Nov 30, 2022Updated 3 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- ☆43Apr 28, 2019Updated 7 years ago
- A self hosting Extended brainfuck to pure brainfuck compiler☆11May 6, 2018Updated 8 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V CPU Core (RV32IM)☆1,765Sep 18, 2021Updated 4 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆122Oct 2, 2019Updated 6 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆166Jan 20, 2019Updated 7 years ago
- HC-12 library for Arduino☆12Jan 9, 2018Updated 8 years ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- ☆41Mar 14, 2025Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 6 years ago
- Verilog UART☆575Feb 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- Menu bar app to quickly hide or display your desktop files☆12Jan 2, 2023Updated 3 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆626Mar 15, 2018Updated 8 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago