ejrh / cpuLinks
A very primitive but hopefully self-educational CPU in Verilog
☆149Updated 10 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- A simple RISC V core for teaching☆197Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- An open source CPU design and verification platform for academia☆111Updated 2 months ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- CPU microarchitecture, step by step☆203Updated 4 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- RISC-V CPU Core☆389Updated 4 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 5 years ago
- Verilog SDRAM memory controller☆349Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆140Updated 3 years ago
- A Video display simulator☆174Updated 5 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- Verilog implementation of various types of CPUs☆64Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- A simple 8-bit computer build in Verilog.☆68Updated 4 months ago
- OpenRISC 1200 implementation☆173Updated 9 years ago