ejrh / cpuLinks
A very primitive but hopefully self-educational CPU in Verilog
☆144Updated 10 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- An open source CPU design and verification platform for academia☆102Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- RISC-V CPU Core☆327Updated 11 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A simple, basic, formally verified UART controller☆303Updated last year
- A simple RISC V core for teaching☆189Updated 3 years ago
- A Tiny Processor Core☆110Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆89Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- A Video display simulator☆168Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆147Updated 2 years ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- OpenRISC 1200 implementation☆169Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆132Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago