A very primitive but hopefully self-educational CPU in Verilog
☆152Jan 21, 2015Updated 11 years ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MIPS CPU implemented in Verilog☆645Oct 3, 2017Updated 8 years ago
- A simple 8-bit computer build in Verilog.☆92Jun 2, 2025Updated 9 months ago
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- The Easy 8-bit Processor☆187Jun 9, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Tutorial on building your own CPU, in Verilog☆34Apr 25, 2022Updated 3 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Feb 19, 2016Updated 10 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 10 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆18Sep 12, 2021Updated 4 years ago
- Design of a 16-Bit CPU using Verilog☆48Jun 11, 2019Updated 6 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆77Mar 29, 2023Updated 2 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- A Verilog HDL model of the MOS 6502 CPU☆373Apr 8, 2023Updated 2 years ago
- FORTH implementation for 65C02☆13Jul 23, 2021Updated 4 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Nov 30, 2022Updated 3 years ago
- A self hosting Extended brainfuck to pure brainfuck compiler☆11May 6, 2018Updated 7 years ago
- ☆41Apr 28, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆119Oct 2, 2019Updated 6 years ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- An open source CPU design and verification platform for academia☆121Aug 22, 2025Updated 7 months ago
- HC-12 library for Arduino☆12Jan 9, 2018Updated 8 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Sep 18, 2016Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog UART☆542Feb 27, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 6 years ago
- my UVM training projects☆39Mar 14, 2019Updated 7 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆618Mar 15, 2018Updated 8 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago