Verilog Implementation of an ARM LEGv8 CPU
☆114Oct 3, 2018Updated 7 years ago
Alternatives and similar repositories for ARM-LEGv8
Users that are interested in ARM-LEGv8 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆93Oct 14, 2020Updated 5 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆120Oct 2, 2019Updated 6 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆50Jan 31, 2022Updated 4 years ago
- ARM4U☆34Jul 17, 2014Updated 11 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- libCircuit is a C++ Library for EDA software development☆18Sep 27, 2018Updated 7 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- RV32I single cycle simulation on open-source software Logisim.☆22Oct 8, 2022Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- 4004 CPU and MCS-4 family chips☆48Jul 17, 2014Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆13Aug 7, 2025Updated 8 months ago
- ☆18Aug 8, 2017Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 4 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- 该项目通过新闻数据集演示文本分类全流程：数据清洗，模型训练，模型部署和前端展示。使用的模型和工具：pytorch，bert，streamlit☆18Nov 7, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆148Jul 17, 2022Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆93Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A pipelined MIPS processor implemented in Python☆25Mar 31, 2016Updated 10 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- ☆15May 10, 2019Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 5 months ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago