nxbyte / ARM-LEGv8
Verilog Implementation of an ARM LEGv8 CPU
☆99Updated 6 years ago
Alternatives and similar repositories for ARM-LEGv8:
Users that are interested in ARM-LEGv8 are comparing it to the libraries listed below
- Implemetation of pipelined ARM7TDMI processor in Verilog☆85Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆123Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆205Updated 4 years ago
- ARM-CPU implemented verilog☆27Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆97Updated 9 months ago
- Various caches written in Verilog-HDL☆115Updated 9 years ago
- An open source CPU design and verification platform for academia☆94Updated 4 years ago
- Basic RISC-V Test SoC☆112Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆132Updated 8 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆118Updated this week
- This repository contains the design files of RISC-V Pipeline Core☆35Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆128Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 3 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆33Updated last year
- Vector processor for RISC-V vector ISA☆113Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆131Updated 2 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆205Updated last week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- A simple implementation of a UART modem in Verilog.☆119Updated 3 years ago
- ☆53Updated 4 years ago
- OpenXuantie - OpenE902 Core☆138Updated 7 months ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆78Updated 5 years ago
- Verilog UART☆139Updated 11 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated last week