Alternatives and similar repositories for RISC-V-Single-Cycle-CPU

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆174Updated last month
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆210Updated last month
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆508Updated 3 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆362Updated 2 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆514Updated last year
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆82Updated 6 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,136Updated last month
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆620Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,596Updated 4 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆670Updated 2 weeks ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆878Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,147Updated 4 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆305Updated this week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆380Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆816Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆906Updated 4 years ago
• riscv-software-src / riscv-tests
  ☆1,092Updated 2 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆450Updated last week
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆149Updated 10 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆400Updated 5 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,707Updated last week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆593Updated last week
• SpinalHDL / NaxRiscv
  ☆301Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,281Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆692Updated 2 weeks ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year