RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
☆454Feb 6, 2025Updated last year
Alternatives and similar repositories for RISC-V-Single-Cycle-CPU
Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 9 years ago
- Digital logic design tool and simulator☆7,258Updated this week
- ☆45Apr 2, 2018Updated 8 years ago
- An 8-Bit (mostly) discrete CPU, built in Logisim.☆78Aug 21, 2022Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- PlayStation GPU (WIP)☆18Oct 3, 2023Updated 2 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated last week
- Simple Yet Powerful RISC-V Computer☆125Jan 17, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated last month
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Circuit simulator☆13Feb 27, 2025Updated last year
- A version of the Lisp programming language for RISC-V based boards.☆31Jan 12, 2025Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,571May 12, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- A Simulative MIPS CPU running on Logisim.☆149Jul 17, 2022Updated 3 years ago
- Small embedded Nim program running on an STM32F3.☆14Jun 9, 2016Updated 10 years ago
- Digital logic designer and simulator☆133Updated this week
- ☆11May 30, 2024Updated 2 years ago
- A tiny C header-only risc-v emulator.☆2,125Dec 21, 2025Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Sep 8, 2019Updated 6 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆93Jun 6, 2024Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆108Jul 25, 2022Updated 3 years ago
- ☆34Jul 9, 2022Updated 3 years ago
- ☆11Mar 22, 2016Updated 10 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆105Jun 2, 2024Updated 2 years ago