Alternatives and similar repositories for RISC-V-Single-Cycle-CPU

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆79Updated 6 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆509Updated 10 months ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆210Updated 4 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆804Updated this week
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆239Updated last year
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆353Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆597Updated last week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆234Updated this week
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆196Updated 3 years ago
• kevinawalsh / logisim-evolution
  Digital logic designer and simulator
  ☆128Updated last week
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆502Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• BenjaminSchaaf / turning-complete-riscv
  Rust support for a CPU I made
  ☆110Updated 2 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆662Updated 3 weeks ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆171Updated 9 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆660Updated last week
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆309Updated 2 months ago
• riscv-software-src / riscv-tests
  ☆1,064Updated 3 months ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆80Updated last year
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 4 months ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆155Updated last month
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆136Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆489Updated last week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆215Updated 3 years ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆245Updated 11 months ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆370Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 4 years ago