Alternatives and similar repositories for RISC-V-Single-Cycle-CPU

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆498Updated 8 months ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆349Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆145Updated 10 years ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆207Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆580Updated this week
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆494Updated 2 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆362Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆236Updated last year
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆193Updated 3 years ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆76Updated 6 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆198Updated last week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆431Updated last year
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated last month
• riscv-software-src / riscv-tests
  ☆1,040Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆585Updated 11 months ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆211Updated 5 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆809Updated last month
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆293Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,510Updated 3 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆651Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆782Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆491Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,069Updated 3 years ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆207Updated 2 years ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆895Updated 4 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,091Updated 5 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆402Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,544Updated this week