Alternatives and similar repositories for RISC-V-Single-Cycle-CPU

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆355Updated 2 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆510Updated 11 months ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated 4 years ago
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆504Updated 2 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated 2 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆666Updated last month
• riscv-software-src / riscv-tests
  ☆1,068Updated this week
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆318Updated 3 months ago
• riscv-non-isa / riscv-arch-test
  ☆599Updated this week
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆240Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆853Updated 4 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆171Updated 10 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆672Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,661Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆430Updated this week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆371Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,112Updated 4 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆143Updated last year
• BenjaminSchaaf / turning-complete-riscv
  Rust support for a CPU I made
  ☆115Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆149Updated 10 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆68Updated 4 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆244Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,114Updated last week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,106Updated 11 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated 3 weeks ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆136Updated 3 years ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆214Updated 2 years ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆80Updated 6 years ago