Alternatives and similar repositories for RISC-V-Single-Cycle-CPU:

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆339Updated last year
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆203Updated 3 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆614Updated 7 months ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆157Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆474Updated 2 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,359Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆938Updated 2 weeks ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆69Updated 5 years ago
• riscv-non-isa / riscv-arch-test
  ☆538Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,677Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆178Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆470Updated 3 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆708Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,360Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,669Updated last week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆426Updated 8 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,486Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆927Updated 3 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,038Updated this week
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆190Updated 4 months ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,268Updated 7 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆231Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆958Updated this week
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆387Updated 10 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week