RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
☆450Feb 6, 2025Updated last year
Alternatives and similar repositories for RISC-V-Single-Cycle-CPU
Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below
Sorting:
- ☆21Jun 2, 2017Updated 8 years ago
- Digital logic design tool and simulator☆6,849Updated this week
- ☆41Apr 2, 2018Updated 7 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Simple Yet Powerful RISC-V Computer☆123Jan 17, 2025Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- PlayStation GPU (WIP)☆17Oct 3, 2023Updated 2 years ago
- Minecraft Classic server written in Elixir.☆13Apr 4, 2021Updated 4 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- A kitsu.io api wrapper written in C# .NET Core☆13May 21, 2020Updated 5 years ago
- A version of the Lisp programming language for RISC-V based boards.☆31Jan 12, 2025Updated last year
- replace all .mp3 files with rickroll, at a kernel level☆17Apr 19, 2021Updated 4 years ago
- A collection of the greatest programming on the planet!☆29Jan 22, 2024Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,999Updated this week
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Dumb project utilizing my minecraft server poorly written from scratch in C++☆16Feb 24, 2021Updated 5 years ago
- Ported source code from book "Black Art of 3D Game Programming"☆17Mar 4, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- An 8-Bit (mostly) discrete CPU, built in Logisim.☆76Aug 21, 2022Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- an efficient tool to crack vanity `did:plc` DIDs☆22Nov 22, 2024Updated last year
- [WIP] WASM for https://github.com/floooh/v6502r with Z80 netlist☆19Updated this week
- Builds a standalone m68k GCC cross compiler, based on bebbo's amiga-gcc script☆21Nov 9, 2025Updated 4 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).☆32Aug 20, 2020Updated 5 years ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- A tiny C header-only risc-v emulator.☆2,067Dec 21, 2025Updated 2 months ago
- a Plan 9-like system based using tamago☆18Oct 10, 2023Updated 2 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆90Jun 6, 2024Updated last year
- ☆21Jan 29, 2026Updated last month
- discord bot using rust☆17Jun 2, 2022Updated 3 years ago
- my branch of EmbedVM for publishing the Python compiler until it is merged upstream☆21Feb 11, 2014Updated 12 years ago
- web ui for osu! pp advanced inspector☆17Jan 4, 2023Updated 3 years ago