Alternatives and similar repositories for RISC-V-Single-Cycle-CPU

Users that are interested in RISC-V-Single-Cycle-CPU are comparing it to the libraries listed below

• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆522Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,149Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,176Updated 4 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated last week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…
  ☆354Updated 2 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆684Updated last month
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,633Updated 4 years ago
• riscv-non-isa / riscv-arch-test
  ☆647Updated this week
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆511Updated 3 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆201Updated 4 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,341Updated last week
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆365Updated 2 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆909Updated 4 years ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆901Updated last week
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆682Updated 6 months ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆83Updated 6 years ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆176Updated 2 months ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆208Updated 3 months ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆244Updated last month
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆388Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆687Updated 4 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆833Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,507Updated 2 months ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,977Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆91Updated 8 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆483Updated last week