Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆30Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆39Feb 6, 2019Updated 7 years ago
- Design of a 16-Bit CPU using Verilog☆49Jun 11, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆143Apr 3, 2020Updated 6 years ago
- ☆21Oct 20, 2025Updated 7 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 4 months ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆164May 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modern CV template for Typst☆12Apr 13, 2026Updated 2 months ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- ☆16May 23, 2024Updated 2 years ago
- An intelligent assistant device to track moves with responses during a dance performance or an interactive building with mapping and Back…☆18Jan 1, 2022Updated 4 years ago
- A machine learning library focused on deep learning☆11Jun 2, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- My examples of using Edge Impulse for machine Learning for High School Students☆10Oct 19, 2025Updated 7 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- Read-only mirror of https://framagit.org/tuxor1337/springerdownload. Pull requests and issues on GitHub cannot be accepted and will be au…☆41Feb 12, 2023Updated 3 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The ALL Arduino Nano 33 BLE Sense Classifier is an experiment to explore how low powered microcontrollers, specifically the Arduino Nano …☆10Jul 21, 2021Updated 4 years ago
- Twitter Dataset and Finetuned Transformer Model for Turkish Sentiment Analysis☆14Jul 29, 2022Updated 3 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆101Nov 26, 2025Updated 6 months ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆19Nov 17, 2021Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago