Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆31Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆39Feb 6, 2019Updated 7 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 8 months ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Basic examples of STM32 ARM bare-metal programming. No high level libraries or IDE. Pure C. It's still in progress.☆16Dec 28, 2022Updated 3 years ago
- ☆10Apr 11, 2024Updated 2 years ago
- BUAA SCSE - Computer Organization - Pipeline CPU design☆14Nov 9, 2018Updated 7 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆164May 20, 2022Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- 幻影/无影及其杂交坦克编解码工具☆37Mar 14, 2026Updated 4 months ago
- ☆13Oct 2, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆92Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆20Nov 17, 2021Updated 4 years ago
- The repo of the paper: Generalist Vision Foundation Models for Medical Imaging: A Case Study of Segment Anything Model on Zero-Shot Medic…☆11May 26, 2023Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple Kalman filter library for Arduino☆20May 30, 2019Updated 7 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Apr 26, 2017Updated 9 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Generate multiple choice fill-in-the-blank questions from any article.☆13Dec 8, 2022Updated 3 years ago
- I2C EEPROM library. Split from uRTCLib. This library controls any I2C EEPROM, independent ones or incorporated on DS1307 or DS3231 RTCs.☆18Apr 29, 2025Updated last year
- ☆18Dec 5, 2025Updated 7 months ago
- 基于FPGA的MIPS架构的CPU设计☆30Aug 14, 2015Updated 10 years ago