Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆32Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 9 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- MIPS CPU in verilog☆10Mar 3, 2022Updated 4 years ago
- Processor repo☆60Dec 19, 2013Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 32-bit Wallace and Dadda Tree Multiplier☆14Jun 26, 2020Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- QWERTY Keyboard, simple LCD display and GPIO for BeanZee☆11Feb 21, 2026Updated 8 months ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Design of a 16-Bit CPU using Verilog☆47Jun 11, 2019Updated 7 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Basic examples of STM32 ARM bare-metal programming. No high level libraries or IDE. Pure C. It's still in progress.☆17Dec 28, 2022Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 11 years ago
- ☆27Jan 12, 2024Updated 2 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated 3 months ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- A machine learning library focused on deep learning☆11Jun 2, 2015Updated 11 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- A simple Nodejs function to call the ChatGTP endpoint☆10Mar 4, 2023Updated 3 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CIFAR10 ResNets implemented in JAX+Flax☆12Apr 6, 2022Updated 4 years ago
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Oct 17, 2026Updated 2 weeks ago
- ☆18Mar 20, 2017Updated 9 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- 幻影/无影及其杂交坦克编解码工具☆42Mar 14, 2026Updated 7 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year