DiabloBlood / single-cycle-MIPS-CPULinks
Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆27Updated 4 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 6 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- Verilog HDL files☆159Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆135Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- Processor repo☆54Updated 11 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆19Updated last year
- ☆13Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆422Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- 100 Days of RTL☆402Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- ECE 3300 HDL Code☆60Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆143Updated 5 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆219Updated 6 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- Verilog modules for beginners☆29Updated 3 years ago
- UVM and System Verilog Manuals☆45Updated 6 years ago
- ☆17Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated last year
- ☆14Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- FPGA Design of a Neural Network for Color Detection☆78Updated 9 months ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆49Updated 7 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago