Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆28Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- Twitter Dataset and Finetuned Transformer Model for Turkish Sentiment Analysis☆14Jul 29, 2022Updated 3 years ago
- Vehicle templates with multibody suspension and electric powertrain sized for Formula Student competitions.☆15Feb 25, 2026Updated last week
- ☆16Mar 27, 2024Updated last year
- An intelligent assistant device to track moves with responses during a dance performance or an interactive building with mapping and Back…☆17Jan 1, 2022Updated 4 years ago
- ☆10Sep 27, 2021Updated 4 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 3 months ago
- ☆11Jun 24, 2021Updated 4 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- A machine learning library focused on deep learning☆11Jun 2, 2015Updated 10 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Backprop with Low-Precision Activations☆11Oct 28, 2019Updated 6 years ago
- Design of a 16-Bit CPU using Verilog☆47Jun 11, 2019Updated 6 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆10May 3, 2018Updated 7 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- This repository contains explanations and implementations for various Machine Learning and Deep Learning concepts☆10Jan 12, 2021Updated 5 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 7 months ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Generate multiple choice fill-in-the-blank questions from any article.☆13Dec 8, 2022Updated 3 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- Twitter sentiment analysis part 5: Tfidf vectorizer, model comparison, lexical approach☆12Feb 27, 2018Updated 8 years ago
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- The repo of the paper: Generalist Vision Foundation Models for Medical Imaging: A Case Study of Segment Anything Model on Zero-Shot Medic…☆11May 26, 2023Updated 2 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- Using embedding-based loss functions for phonetics/speech recognition.☆17Nov 24, 2014Updated 11 years ago
- This repository demonstrates the utilization of UNETR for brain tumor segmentation.☆11Feb 23, 2024Updated 2 years ago
- Perform automatic skull-stripping for neuroimage analysis☆13Nov 12, 2025Updated 3 months ago
- Introduction to Scientific Programming with Python☆11Aug 7, 2017Updated 8 years ago
- Implements a GAN in PyTorch☆14May 20, 2018Updated 7 years ago
- Official implementation of EMNLP 2021 Paper "Rethinking Zero-shot Neural Machine Translation: From a Perspective of Latent Variables"☆12May 15, 2023Updated 2 years ago