Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
☆30Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for single-cycle-MIPS-CPU
Users that are interested in single-cycle-MIPS-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆39Feb 6, 2019Updated 7 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆19Apr 26, 2023Updated 3 years ago
- Processor repo☆58Dec 19, 2013Updated 12 years ago
- Design of a 16-Bit CPU using Verilog☆49Jun 11, 2019Updated 7 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆144Apr 3, 2020Updated 6 years ago
- ☆21Oct 20, 2025Updated 8 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Vehicle templates with multibody suspension and electric powertrain sized for Formula Student competitions.☆23Apr 17, 2026Updated 2 months ago
- Modern CV template for Typst☆12Apr 13, 2026Updated 2 months ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- A machine learning library focused on deep learning☆11Jun 2, 2015Updated 11 years ago
- Backprop with Low-Precision Activations☆11Oct 28, 2019Updated 6 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Read-only mirror of https://framagit.org/tuxor1337/springerdownload. Pull requests and issues on GitHub cannot be accepted and will be au…☆41Feb 12, 2023Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- ☆18Mar 20, 2017Updated 9 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ☆44Jan 28, 2024Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago