A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
☆165May 20, 2022Updated 4 years ago
Alternatives and similar repositories for MIPS-pipeline-processor
Users that are interested in MIPS-pipeline-processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆33Jul 5, 2020Updated 6 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆32Feb 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 5 stage pipelined MIPS-32 processor☆56Apr 20, 2020Updated 6 years ago
- MIPS CPU implemented in Verilog☆661Oct 3, 2017Updated 9 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆79Nov 4, 2024Updated last year
- ☆16Mar 14, 2023Updated 3 years ago
- The term project for Cairo University's CMP3060 course☆15Jul 14, 2022Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- CG Labs + Comments and further notes.☆21Jul 5, 2022Updated 4 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- count down to cmp-23 graduation☆21Jun 28, 2024Updated 2 years ago
- ☆12Feb 8, 2023Updated 3 years ago
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- ☆21Jun 5, 2022Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- This is a guide for beginners to learn Go. It is a work in progress.☆14Oct 27, 2022Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Verilog implementation of various types of CPUs☆92Sep 27, 2019Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Parameterized Booth Multiplier in Verilog 2001☆52Oct 30, 2022Updated 4 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- A simple video game of car moving in its path trying to avoid obstacles while collecting full icons to keep the journey going☆18Jun 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- A playing cards AI that detects hand and ground and computes the best move☆11Jun 2, 2023Updated 3 years ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- ☆18Jun 5, 2022Updated 4 years ago
- An MLOPs Library for Tracking & Directory Structure☆21Dec 24, 2023Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago