💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visualization. Project report available.
☆208Jul 2, 2020Updated 5 years ago
Alternatives and similar repositories for RISCV-Simulator
Users that are interested in RISCV-Simulator are comparing it to the libraries listed below
Sorting:
- 🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.☆318Jun 15, 2021Updated 4 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Jul 2, 2020Updated 5 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆204Apr 14, 2024Updated last year
- ⚡ A high-performance path tracer implemented in Rust based on "Ray Tracing in One Weekend" featuring static dispatch, multi-threaded rend…☆100Aug 1, 2020Updated 5 years ago
- A WIP Float32 soft FPU implementation☆22Jun 25, 2021Updated 4 years ago
- ☆30Jun 1, 2023Updated 2 years ago
- ⛵ A distributed key-value store based on Raft. (WIP)☆43May 1, 2020Updated 5 years ago
- 🍀 Chi is a subset of Common Lisp, implemented in Python3. Yet another mal.☆16Jul 13, 2020Updated 5 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- The codebase for DBSim☆16Mar 8, 2023Updated 2 years ago
- raytracer project for PPCA 2020☆63Nov 20, 2021Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- ☆12May 13, 2025Updated 9 months ago
- 🌈 BlueSense is a long-term project for monitoring Shanghai environment data.☆26Jul 20, 2022Updated 3 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- Lab assignments for Georgia Tech CS 3210 "Design of Operating Systems"☆125Jul 1, 2020Updated 5 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- The project now is moved to github.com/SJTU-IPADS/ServerlessBench. An open-sourced benchmark suite for serverless computing☆22May 20, 2022Updated 3 years ago
- Experimental KV store engine on non-volatile memory☆73Nov 4, 2020Updated 5 years ago
- Homework of SJTU SE121: An LSM Tree KVStore System☆33Apr 18, 2020Updated 5 years ago
- Rcore Virtual Machine☆115Mar 6, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A Register Based VM. 柠檬手写的看起来像栈机的寄存器机☆65Aug 7, 2020Updated 5 years ago
- 异步内核就像风一样快！☆289Aug 18, 2021Updated 4 years ago
- [WIP] BREAD operate system based on X86_64☆50Feb 11, 2021Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- CPU and GPU tutorial examples☆13Apr 4, 2025Updated 11 months ago
- An online simulator for finite automata (FA), pushdown automata (PDA) and linear bounded automata (LBA).☆11Oct 30, 2017Updated 8 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- Build your own Riscv Emulator in Rust.☆107Jul 25, 2022Updated 3 years ago
- 🦀️ Operating System in 100% Pure Rust☆102May 8, 2021Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Cocytus is an efficient and available in-memory K/V-store through hybrid erasure coding and replication☆31Mar 7, 2016Updated 9 years ago
- ☆75May 9, 2022Updated 3 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- Mr. Chi simulator!☆26Jul 24, 2020Updated 5 years ago