czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
基于ALINX-AX7020平台的Linux驱动开发学习。
☆44Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ7020-LinuxDrv-LearningRecord
- Peripheral Interface of FPGA☆32Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆11Updated 5 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆27Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆18Updated last year
- 软件无线电,使用FPGA进行正交解调。☆17Updated 5 years ago
- ☆17Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆161Updated 3 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆35Updated 4 months ago
- FPGAandLAN☆24Updated 3 years ago
- AD7606 driver verilog☆36Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆126Updated 3 weeks ago
- 用Altera FPGA芯片自制CPU☆39Updated 10 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆80Updated 7 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- A hardware MJPEG encoder and RTP transmitter☆37Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆71Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模 块:UART接收器、UART发送器、UART转AXI4交互式调…☆113Updated last year
- FPGA 同步FIFO与异步FIFO☆28Updated 5 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year