czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
基于ALINX-AX7020平台的Linux驱动开发学习。
☆45Updated 4 years ago
Alternatives and similar repositories for ZYNQ7020-LinuxDrv-LearningRecord:
Users that are interested in ZYNQ7020-LinuxDrv-LearningRecord are comparing it to the libraries listed below
- FPGA和USB3.0桥片实现USB3.0通信☆61Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆31Updated 3 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆43Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆84Updated 7 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆149Updated last year
- AD7606 driver verilog☆37Updated 5 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 9 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- FPGAandLAN☆25Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated 2 months ago
- Gigabit Ethernet UDP communication driver☆73Updated 5 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆46Updated 8 months ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆22Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- 用Altera FPGA芯片自制CPU☆41Updated 10 years ago