Smart camera with OV 7670 and Zynq
☆50May 17, 2022Updated 3 years ago
Alternatives and similar repositories for SmartCamera
Users that are interested in SmartCamera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 5 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- A hardware MJPEG encoder and RTP transmitter☆46Jan 15, 2020Updated 6 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆26Mar 18, 2023Updated 3 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆75Nov 15, 2021Updated 4 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆21Feb 8, 2023Updated 3 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Aug 7, 2023Updated 2 years ago
- Open source zynq platform☆18May 25, 2018Updated 7 years ago
- Tutorial☆15Jun 13, 2020Updated 5 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆83Jul 9, 2021Updated 4 years ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- ESnet general-purpose FPGA design library.☆14Mar 16, 2026Updated last week
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆19Nov 26, 2025Updated 3 months ago
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated 2 weeks ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- MIPI CSI-2 RX☆38Oct 20, 2021Updated 4 years ago
- Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano☆17Feb 10, 2021Updated 5 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆69Oct 18, 2025Updated 5 months ago