Smart camera with OV 7670 and Zynq
☆48May 17, 2022Updated 3 years ago
Alternatives and similar repositories for SmartCamera
Users that are interested in SmartCamera are comparing it to the libraries listed below
Sorting:
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- zynqmp_cam_isp_demo linux 软件项目☆22Dec 18, 2022Updated 3 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- ☆34Nov 26, 2019Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated 2 weeks ago
- ☆14Mar 13, 2023Updated 2 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Aug 7, 2023Updated 2 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆74Nov 15, 2021Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆18Nov 26, 2025Updated 3 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- Open source zynq platform☆18May 25, 2018Updated 7 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 7 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆20Feb 8, 2023Updated 3 years ago
- Hardware Description Language Translator☆18Updated this week
- A hardware MJPEG encoder and RTP transmitter☆45Jan 15, 2020Updated 6 years ago
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆17Apr 15, 2017Updated 8 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- This is 8 channels BISS-C FPGA hardware board design☆28Nov 8, 2023Updated 2 years ago
- 4-Layer XC7Z010 DDR3 Layout☆18Nov 25, 2021Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆24Mar 18, 2023Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago