Smart camera with OV 7670 and Zynq
☆52May 17, 2022Updated 4 years ago
Alternatives and similar repositories for SmartCamera
Users that are interested in SmartCamera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆12Oct 22, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆56Mar 27, 2020Updated 6 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- [ECCV 2024] LiDAR-Event Stereo Fusion with Hallucinations☆21Jun 4, 2025Updated last year
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆83Nov 15, 2021Updated 4 years ago
- TensorFlow implementation of "Learning end-to-end scene flow by distilling single tasks knowledge"☆18Nov 22, 2022Updated 3 years ago
- This strategy provides labels for training confidence measures based on machine-learning technique without ground-truth labels (BMVC 2017…☆15Jun 5, 2019Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Learning from scratch a confidence measure☆20Apr 16, 2019Updated 7 years ago
- Repository for "Learning monocular depth estimation with unsupervised trinocular assumptions"☆27Jun 5, 2019Updated 7 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆72Aug 7, 2023Updated 2 years ago
- [3DV 2024] Revisiting Depth Completion from a Stereo Matching Perspective for Cross-domain Generalization☆34Mar 17, 2025Updated last year
- Tutorial☆15Jun 13, 2020Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated last month
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆17Apr 29, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 帧差法运动目标检测，基于ZYNQ7020☆85Jul 9, 2021Updated 5 years ago
- Depth Completion technique agnostic to input depth pattern sparsity, WACV23☆34Nov 23, 2023Updated 2 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- MIPI CSI-2 RX☆43Oct 20, 2021Updated 4 years ago
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆19Mar 27, 2026Updated 3 months ago
- Utility for flashing JMicron JMS578 (and probably others) SATA bridges☆39May 20, 2025Updated last year
- ECCV24 Official Code for Depth on Demand: Streaming Dense Depth from a Low Frame-Rate Active Sensor☆13Sep 22, 2024Updated last year
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- LVGL RGA/DRM Acceleration Patches for Rockchip Linux (RK3506B / RK3588 / RK356x) Hardware-accelerated LVGL (8.4 / 9.1) rendering for Roc…☆19Oct 12, 2025Updated 9 months ago
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git☆66Updated this week
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago