WinUSB implementation for the ZYNQ platform (Zybo board)
☆27Aug 27, 2018Updated 7 years ago
Alternatives and similar repositories for Zynq_winUSB
Users that are interested in Zynq_winUSB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- ☆13Jun 9, 2022Updated 3 years ago
- FUSB302B PD 开发板☆16Jan 17, 2021Updated 5 years ago
- eeprog is a Linux C program that allows you to read and write to 24Cxx EEPROMs.☆13Apr 26, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆18Mar 27, 2026Updated 2 weeks ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- Network on Chip for MPSoC☆28Updated this week
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Sep 26, 2022Updated 3 years ago
- Extension to operate Matlab in VS Code☆10Sep 15, 2022Updated 3 years ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Tool…☆23May 12, 2024Updated last year
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Sodimm components for KiCad☆47Jan 6, 2021Updated 5 years ago
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 11 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆17Aug 6, 2025Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 12306抢票助手，适用于油猴，支持定时抢票☆31Jan 2, 2026Updated 3 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- A beautiful and applicable PyQt5 user interface.☆14May 15, 2021Updated 4 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- macos driverkit driver for litepcie☆14Jan 3, 2025Updated last year
- Lab assignment on indoor localization for CAN405☆14Nov 29, 2022Updated 3 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment☆57Feb 15, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- 使用Electron、Vue和Thrift实现PC客户端开发 Using Electron, Vue, and Thrift to achieve the development of PC clients☆11Aug 20, 2020Updated 5 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- ZYNQ7010-20 开源开发板，经济实惠好吃不贵☆175Dec 19, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago