Alternatives and similar repositories for Zynq_winUSB

Users that are interested in Zynq_winUSB are comparing it to the libraries listed below

• jlublin / xvcd_server

  View on GitHub
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Dec 20, 2013Updated 12 years ago
• KindaM3h / SpaceVNXBaseBoard

  View on GitHub
  SpaceVNX (VITA 74.4) carrier based on Zynq-7000.
  ☆14Jan 8, 2023Updated 3 years ago
• DeamonYang / FPGA_USB2.0_DAQ

  View on GitHub
  基于USB2.0 的数据采集卡
  ☆20Feb 20, 2019Updated 6 years ago
• xycfwrj / zynq_axi_ddr_barebone

  View on GitHub
  minimal code to access ps DDR from PL
  ☆22Oct 18, 2019Updated 6 years ago
• balmerdx / sdio_linux_fpga

  View on GitHub
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Apr 1, 2020Updated 5 years ago
• kawhi7575 / ticket_helper

  View on GitHub
  12306抢票助手，适用于油猴，支持定时抢票
  ☆28Jan 2, 2026Updated last month
• DOUDIU / AXIS-AXI4-AXIS

  View on GitHub
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Jul 14, 2024Updated last year
• kotvaska / qffplayer

  View on GitHub
  Media player based on FFmpeg, SDL and Qt
  ☆12Apr 2, 2017Updated 8 years ago
• dadaobixing / 485-ModBus-

  View on GitHub
  一个基于ModBus RTU协议的PLC继电器从站
  ☆11Dec 2, 2015Updated 10 years ago
• FarisHijazi / LZ4-Decompressor-Verilog

  View on GitHub
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Feb 20, 2019Updated 6 years ago
• zhangzek / Clock-Domain-Crossing-Design

  View on GitHub
  Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计
  ☆12Jan 3, 2020Updated 6 years ago
• wisdom1972 / MIPI_CSI_T20F169

  View on GitHub
  How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY
  ☆10Feb 6, 2020Updated 6 years ago
• AlexMontgomerie / satay

  View on GitHub
  ☆13Oct 26, 2023Updated 2 years ago
• gwbres / zynq7-sdr

  View on GitHub
  Software defined radio receiver on the Zynq7 SoC
  ☆10Jul 11, 2016Updated 9 years ago
• mauzigoe / matter-for-vscode

  View on GitHub
  Extension to operate Matlab in VS Code
  ☆10Sep 15, 2022Updated 3 years ago
• vanghch / SOC_EKF_Estimator

  View on GitHub
  use ekf to estimate battery's soc (use 1-Thevnin Model)
  ☆15Dec 6, 2023Updated 2 years ago
• mcjtag / eth_switch

  View on GitHub
  Verilog Ethernet Switch (layer 2)
  ☆51Oct 18, 2023Updated 2 years ago
• ctin / MultiSlider

  View on GitHub
  Qt multi slider widget
  ☆10Sep 23, 2016Updated 9 years ago
• SanjayRai / XVC_PCIe_KCU105_PR

  View on GitHub
  ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.
  ☆14Jun 1, 2017Updated 8 years ago
• antmicro / arty-expansion-board

  View on GitHub
  IO expansion board compatible with Digilent Arty A7
  ☆11Aug 7, 2023Updated 2 years ago
• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP

  View on GitHub
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆59Jun 23, 2021Updated 4 years ago
• bradkahn / fpga_fifo

  View on GitHub
  Asynchronous FIFO for FPGAs
  ☆12Mar 20, 2018Updated 7 years ago
• thep0y / WFCleanUpTool

  View on GitHub
  WeChat files cleanup tool，用Python写的PC端微信文件清理工具。
  ☆12Jun 15, 2022Updated 3 years ago
• rooinasuit / AXI_to_SPI

  View on GitHub
  Designing means to communicate as an SPI master, being a part of AXI interface
  ☆19Sep 14, 2023Updated 2 years ago
• tech2077 / litepcie-macos-driver

  View on GitHub
  macos driverkit driver for litepcie
  ☆14Jan 3, 2025Updated last year
• wzab / esp-wifi-xvc

  View on GitHub
  Wi-Fi enabled XVC programmer/debugger based on ESP8266
  ☆12May 31, 2015Updated 10 years ago
• hankshyu / TaskScheduler

  View on GitHub
  a hardware task scheduler design
  ☆10Sep 14, 2022Updated 3 years ago
• w4b-zero / ESP32_mini_8Port_WLED

  View on GitHub
  PCB and KiCad-Files for a 8Port WLED ESP32_mini Board
  ☆15Jul 2, 2023Updated 2 years ago
• rbarzic / arty-cm0-designstart

  View on GitHub
  A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board
  ☆12Sep 7, 2018Updated 7 years ago
• adryzz / M.2-Key-E-Footprints

  View on GitHub
  M.2 Key E KiCad footprints
  ☆11Nov 24, 2023Updated 2 years ago
• rakeshgehalot / Ethernet_switch_verification

  View on GitHub
  Verification of Ethernet Switch System Verilog
  ☆11Oct 21, 2016Updated 9 years ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆10Mar 30, 2019Updated 6 years ago
• Hello-FPGA / ZYNQ7020_Core_Board

  View on GitHub
  This is xc7z020clg400 FPGA hardware core board design
  ☆74Nov 8, 2023Updated 2 years ago
• hirox / alt-link-stm32f103xb-public

  View on GitHub
  STM32F103xB Firmware. CMSIS-DAP (USB HID) + 2 x High-speed UART (USB CDC) + UART/SLCAN + USB-I2C
  ☆12Feb 8, 2020Updated 6 years ago
• brockboe / FPGA-Space-Invaders

  View on GitHub
  Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.
  ☆13Feb 16, 2020Updated 5 years ago
• open-sdr / openwifi-hw-img

  View on GitHub
  Store the openwifi FPGA img (.xsa .ltx) and the related git info
  ☆16Aug 6, 2025Updated 6 months ago
• GBeetle / GB-Drone

  View on GitHub
  A simple quadrotor project using ESP32 family chip
  ☆19Updated this week
• lippman1125 / maskrcnn_benchmark_mobilenetv2

  View on GitHub
  maskcnn_benchmark based on mobilenetv2
  ☆12Nov 11, 2019Updated 6 years ago
• julbouln / stm32_mech_keyboard

  View on GitHub
  STM32 60% Mechanical Keyboard
  ☆12Feb 25, 2017Updated 8 years ago