lapauwThomas / Zynq_winUSB
WinUSB implementation for the ZYNQ platform (Zybo board)
☆24Updated 6 years ago
Alternatives and similar repositories for Zynq_winUSB:
Users that are interested in Zynq_winUSB are comparing it to the libraries listed below
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆42Updated 3 years ago
- fpga jtag hardware☆21Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆68Updated 4 years ago
- xilxin download tools☆52Updated 5 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆15Updated 3 years ago
- ☆28Updated 5 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆19Updated last year
- Simple mono FM Radio.☆46Updated 8 years ago
- 基于USB2.0 的数据采集卡☆16Updated 6 years ago
- FPGA based 30ps RMS TDCs☆82Updated 6 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- An open source FPGA design for DSLogic☆144Updated 10 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆18Updated last year
- I2C Master and Slave☆32Updated 9 years ago
- Firmware IRIG-B decoder☆24Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- A hardware MJPEG encoder and RTP transmitter☆37Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- ☆37Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆38Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 8 months ago