raczben / zynq_flash
QSPI flash support for Xilinx's Zynq devices
☆18Updated 4 years ago
Alternatives and similar repositories for zynq_flash:
Users that are interested in zynq_flash are comparing it to the libraries listed below
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Extensible FPGA control platform☆59Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 3 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- USB Full Speed PHY☆44Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- Dockerized FPGA toolchain experiments☆28Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- ☆33Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 9 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- AHB3-Lite to Wishbone Bridge☆13Updated 6 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆56Updated last year
- ☆18Updated 4 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year