xupgit / Basys3
XUP Basys3 Boards' LIBs and Projects
☆27Updated 7 years ago
Alternatives and similar repositories for Basys3:
Users that are interested in Basys3 are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- Verilog wishbone components☆113Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 3 years ago
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- Yet Another RISC-V Implementation☆86Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last week
- FuseSoC standard core library☆126Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- JTAG Test Access Port (TAP)☆32Updated 10 years ago
- Mathematical Functions in Verilog☆88Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- Extensible FPGA control platform☆57Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- ☆53Updated 4 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- ☆65Updated 7 months ago
- turbo 8051☆28Updated 7 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- Labs to learn SpinalHDL☆146Updated 7 months ago