imrickysu / ZYNQ-Custom-Board-Bring-Up-GuideLinks
This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project that can help to investigate a bring-up problem.
☆72Updated 8 years ago
Alternatives and similar repositories for ZYNQ-Custom-Board-Bring-Up-Guide
Users that are interested in ZYNQ-Custom-Board-Bring-Up-Guide are comparing it to the libraries listed below
Sorting:
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- A wishbone controlled scope for FPGA's☆85Updated 2 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- ☆114Updated 9 months ago
- Migrated to Codeberg☆95Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆108Updated this week
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆201Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Xilinx Virtual Cable Daemon☆124Updated 10 months ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- ☆117Updated 2 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆64Updated 11 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆122Updated 4 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- An open source replacement of the Xilinx bootgen application.☆114Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago