This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project that can help to investigate a bring-up problem.
☆72Oct 5, 2017Updated 8 years ago
Alternatives and similar repositories for ZYNQ-Custom-Board-Bring-Up-Guide
Users that are interested in ZYNQ-Custom-Board-Bring-Up-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- ☆19Jul 19, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- migen + misoc + redpitaya = digital servo☆40Jan 11, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 9 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 10 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆12Oct 22, 2016Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jan 23, 2025Updated last year
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 11 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 3 years ago
- Talk to PMBus devices via I2C from userspace☆11Jul 4, 2018Updated 8 years ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆22Mar 26, 2024Updated 2 years ago
- Embedded graphics library to create beautiful UIs for any MCU, MPU and display type.☆12Apr 29, 2024Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆18Mar 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 1, 2014Updated 12 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 4 months ago
- ☆11Jul 12, 2023Updated 3 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- thingSoC - Open Source Sockets for the Internet of Things☆16Oct 29, 2016Updated 9 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- easy to use RX and TX handler for the Adalm - Pluto☆20Apr 4, 2022Updated 4 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 9 years ago