Alternatives and similar repositories for rtc

Users that are interested in rtc are comparing it to the libraries listed below

• egienvalue / MIPS_R10K_Processor
  2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus
  ☆11Updated 7 years ago
• freecores / ethernet_tri_mode
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆9Updated 11 years ago
• himanshu5-prog / vortexGPU
  ☆21Updated 4 years ago
• waviousllc / wav-slink-hw
  An Open Source Link Protocol and Controller
  ☆27Updated 4 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆17Updated 6 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆56Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆31Updated 9 months ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆32Updated 8 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆46Updated 5 months ago
• SpinalHDL / SpinalDoc
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆33Updated 8 months ago
• iamkrvikash / OpenSRAM
  SRAM Design using OpenSource Applications
  ☆21Updated 4 years ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆57Updated 4 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆25Updated 4 years ago
• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆51Updated last year
• freecores / 1000base-x
  1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)
  ☆22Updated 11 years ago
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆17Updated 6 years ago
• Wren6991 / HyperRam
  simple hyperram controller
  ☆12Updated 6 years ago
• ryeleo / Mips-FPGA
  Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.
  ☆13Updated 8 years ago
• freecores / usbhostslave
  USB 1.1 Host and Function IP core
  ☆23Updated 11 years ago
• ZLXT / SpinalHDL-MIPS
  Translate the source code of Veriog version to Spinalhdl version
  ☆10Updated 4 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆27Updated 3 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆29Updated 5 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 5 years ago
• defparam / PCI2Nano-RTL
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆43Updated 4 years ago
• fbrosser / DSP48E1-FP
  Project aimed at implementing floating point operators using the DSP48E1 slice.
  ☆29Updated 12 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆31Updated 7 months ago