This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communication over PCIe, ensuring low-latency and high-throughput data transfer. The driver supports configurable baud rates, interrupt handling, and seamless integration with FPGA-based designs.
☆16May 2, 2025Updated last year
Alternatives and similar repositories for uartlie_xdma
Users that are interested in uartlie_xdma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 30, 2025Updated last year
- Demo projects for various Kintex FPGA boards☆71Updated this week
- How to use Model Predictive Control to control the speed of a Porsche Taycan model. Rejection of slope disturbance using Extended Kalman …☆17Apr 7, 2025Updated last year
- Examples for Altera FPGAs☆15Jan 21, 2026Updated 8 months ago
- PTP grandmaster clock gateware running on the OCP-TAP Time Card and more. Aiming at a fully-open-source infrastructure!☆20Sep 13, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated 2 years ago
- Notes on the QMTECH ZYNQ XC7Z020 starter kit☆15Jul 2, 2025Updated last year
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- ☆24Jul 6, 2026Updated 2 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆35Jun 4, 2025Updated last year
- ☆49Apr 7, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- Terminal for working with COM-ports supporting Modbus protocol (Windows OS)☆14Feb 16, 2022Updated 4 years ago
- Library to access /proc/device-tree from userspace in an embedded Linux. Under GNU GPL license.☆14Apr 9, 2018Updated 8 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Sensor Fusion Projects☆16Nov 23, 2025Updated 9 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated last month
- Libretro core for Vircon32☆13Aug 29, 2026Updated 3 weeks ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- A 3D visualizer based on Python to analyze and validate ns-3 IEEE 802.11ad/ay implementation performance (beamforming training, throughpu…☆12Jul 29, 2022Updated 4 years ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆97Updated this week
- HoMM3 Damage Calculator☆13Jan 7, 2023Updated 3 years ago
- LiteX based M2 SDR/RF FPGA board.☆226Sep 10, 2026Updated last week
- ☆15Apr 17, 2022Updated 4 years ago
- Visual inertial odometry system using Raspberry Pi☆17Oct 2, 2025Updated 11 months ago
- TI-84 Plus CE assembly/hardware documentation.☆13Jan 26, 2026Updated 7 months ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14May 14, 2024Updated 2 years ago
- Satellite Viewer for LEO Satellites☆14Nov 11, 2025Updated 10 months ago
- MangoPI MQ-Quad board Linux (Allwinner H616)☆12Apr 6, 2023Updated 3 years ago
- ☆12Aug 31, 2023Updated 3 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- Python Based QAM64 MODEM (Modulator - Demodulator) With Scrambler!☆14Jun 27, 2022Updated 4 years ago
- ☆17Sep 20, 2025Updated last year