pcie-bench / pcie-model
☆62Updated 2 months ago
Alternatives and similar repositories for pcie-model:
Users that are interested in pcie-model are comparing it to the libraries listed below
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆47Updated 5 months ago
- ☆45Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- ☆31Updated 9 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆51Updated 9 months ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆123Updated 3 weeks ago
- ☆59Updated 4 years ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆114Updated 3 months ago
- ☆33Updated 4 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆68Updated 2 years ago
- ☆14Updated last year
- Creating beautiful gem5 simulations☆48Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated last month
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- Distributed Accelerator OS☆63Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago