pcie-bench / pcie-model

Related projects ⓘ

Alternatives and complementary repositories for pcie-model

• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆101Updated last year
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆99Updated 4 months ago
• ETH-PLUS / Jingzhao
  ☆29Updated 2 weeks ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• axbryd / hXDP-Artifacts
  ☆57Updated 4 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆55Updated 7 months ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆33Updated 6 years ago
• multitenancy-project / menshen
  ☆43Updated 2 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆103Updated 2 weeks ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆71Updated 2 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆39Updated last year
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 3 months ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆21Updated 4 years ago
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆18Updated last year
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆36Updated 4 years ago
• WukLab / FPGA-OS
  ☆32Updated 3 years ago
• OCT-FPGA / OCT-Tutorials
  ☆25Updated last month
• Eideticom / p2pmem-pci
  A (hacky) Linux kernel driver for PCI end points that implement p2pmem on the device.
  ☆20Updated 2 years ago
• efeslab / optimus-hypervisor
  ☆18Updated 3 years ago
• utnslab / RingleaderNIC
  ☆12Updated last year
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 5 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆10Updated 6 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆61Updated last year
• microsoft / DUA
  DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…
  ☆38Updated 2 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆42Updated 7 years ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆60Updated 2 years ago