pcie-bench / pcie-modelLinks
☆69Updated 8 months ago
Alternatives and similar repositories for pcie-model
Users that are interested in pcie-model are comparing it to the libraries listed below
Sorting:
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆35Updated 9 years ago
- ☆51Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆29Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆148Updated 7 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- ☆60Updated 4 years ago
- ☆74Updated last month
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆29Updated 4 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- ☆53Updated last year
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- ☆15Updated 2 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- ☆19Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18Updated 3 years ago
- Main Repository for the SimBricks Modular Full-System Simulation Framework.☆154Updated last month
- P4 compatible HLS modules☆11Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆39Updated 3 years ago
- ☆35Updated 4 years ago