rigoorozco / m2-artix7-accelerator-cardLinks
M.2 PCIe Artix 7 FPGA Accelerator Card
☆13Updated 8 months ago
Alternatives and similar repositories for m2-artix7-accelerator-card
Users that are interested in m2-artix7-accelerator-card are comparing it to the libraries listed below
Sorting:
- AMD University Program HLS tutorial☆119Updated last year
- ☆223Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆207Updated 6 years ago
- DPU on PYNQ☆232Updated 3 months ago
- IC implementation of Systolic Array for TPU☆299Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆318Updated 2 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆160Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆391Updated last month
- Vitis HLS Library for FINN☆210Updated last month
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆95Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆221Updated 2 weeks ago
- ☆99Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆370Updated 10 months ago
- ☆235Updated 3 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆470Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆181Updated last year
- 2D Systolic Array Multiplier☆22Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆135Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- ☆303Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆237Updated 2 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆515Updated 6 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆124Updated 10 years ago