civol / HDLRubyLinks
☆16Updated 2 months ago
Alternatives and similar repositories for HDLRuby
Users that are interested in HDLRuby are comparing it to the libraries listed below
Sorting:
- Digital Circuit rendering engine☆39Updated 6 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 2 months ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- Synthesizable i8080-compatible CPU core.☆27Updated 6 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆107Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- VHDL grammar for tree-sitter☆32Updated 2 years ago
- simple hyperram controller☆12Updated 6 years ago
- ☆20Updated 5 years ago
- ☆17Updated 2 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Lightweight UART core in VHDL☆14Updated last year
- A JSON library implemented in VHDL.☆82Updated last month
- Minimal microprocessor☆21Updated 8 years ago
- SystemVerilog language server client for Visual Studio Code☆23Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated this week
- Basic Common Modules☆46Updated last month
- A collection of SPI related cores☆21Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated last year
- VHDL plugin for RgGen☆15Updated last month
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 4 years ago
- ☆14Updated 3 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago