wady101 / PYNQ_Z2-Audio
Audio streaming architecture for the PYNQ-Z2 board
☆9Updated 5 years ago
Alternatives and similar repositories for PYNQ_Z2-Audio:
Users that are interested in PYNQ_Z2-Audio are comparing it to the libraries listed below
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 10 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- PYNQ Composabe Overlays☆71Updated 10 months ago
- PYNQ support and examples for Kria SOMs☆106Updated 8 months ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆43Updated 7 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- Temporary repo to gather information about the Kria KV260 board☆66Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- ☆41Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆129Updated last month
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- ☆19Updated 3 years ago
- A collection of demonstration digital filters☆150Updated last year
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 7 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆191Updated 6 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆163Updated 2 weeks ago
- FPGA and Digital ASIC Build System☆74Updated this week
- ☆286Updated this week
- Control and Status Register map generator for HDL projects☆116Updated this week