Extremely Simple Microbenchmarks
☆41May 23, 2018Updated 7 years ago
Alternatives and similar repositories for microbench
Users that are interested in microbench are comparing it to the libraries listed below
Sorting:
- ☆33Apr 8, 2020Updated 5 years ago
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Microprobe: Microbenchmark generation framework☆25Feb 5, 2026Updated 3 weeks ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- Simian Process Oriented Conservative JIT PDES from LANL☆13Dec 12, 2025Updated 2 months ago
- ☆12May 21, 2020Updated 5 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- A harvard architecture CPU based on RISC-V.☆15Aug 25, 2023Updated 2 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 2 weeks ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆19Feb 20, 2026Updated last week
- ☆44Jul 14, 2025Updated 7 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆81Feb 16, 2026Updated last week
- The official repository for the gem5 resources sources.☆81Jan 13, 2026Updated last month
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆210Feb 8, 2026Updated 2 weeks ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Feb 19, 2026Updated last week
- ☆51Jan 9, 2026Updated last month
- ☆22Nov 3, 2025Updated 3 months ago
- Trace Replay and Network Simulation Framework☆21Apr 14, 2021Updated 4 years ago
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆24Aug 10, 2023Updated 2 years ago
- Championship Branch Prediction 2025☆67May 19, 2025Updated 9 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91May 6, 2021Updated 4 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Branch predictor simulation framework for the Last-Level Branch Predictor☆34Dec 3, 2025Updated 2 months ago
- ☆11Dec 19, 2021Updated 4 years ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆57Nov 18, 2022Updated 3 years ago
- Custom kernel with activated all Exynos 7580 Octa cores for Samsung Galaxy A3 (2016)☆12Jun 27, 2017Updated 8 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆33Apr 26, 2021Updated 4 years ago
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆115Apr 9, 2025Updated 10 months ago