Extremely Simple Microbenchmarks
☆41May 23, 2018Updated 7 years ago
Alternatives and similar repositories for microbench
Users that are interested in microbench are comparing it to the libraries listed below
Sorting:
- ☆33Apr 8, 2020Updated 5 years ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 9 months ago
- ☆16Mar 18, 2025Updated last year
- ☆12May 21, 2020Updated 5 years ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆11Oct 16, 2023Updated 2 years ago
- The official repository for the gem5 resources sources.☆81Mar 2, 2026Updated 2 weeks ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Modeling Architectural Platform☆221Mar 10, 2026Updated last week
- ☆22Nov 3, 2025Updated 4 months ago
- Simian Process Oriented Conservative JIT PDES from LANL☆13Dec 12, 2025Updated 3 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- Championship Branch Prediction 2025☆69May 19, 2025Updated 10 months ago
- ANSI C API for OpenTracing☆35Feb 1, 2019Updated 7 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91May 6, 2021Updated 4 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆213Feb 8, 2026Updated last month
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆19Feb 20, 2026Updated last month
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 7 months ago
- ☆81Oct 29, 2024Updated last year
- Open IP in Hardware Description Language.☆30Sep 4, 2023Updated 2 years ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- ☆44Jul 14, 2025Updated 8 months ago
- The Sniper Multi-Core Simulator☆166Oct 18, 2025Updated 5 months ago
- Trying to figure various CPU things out☆164Jan 31, 2026Updated last month
- Tools for analyzing and browsing Tarmac instruction traces.☆81Feb 16, 2026Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆37Jun 21, 2023Updated 2 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆100Updated this week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆116Apr 9, 2025Updated 11 months ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Feb 27, 2026Updated 3 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆83Feb 15, 2026Updated last month
- ☆11Dec 23, 2025Updated 2 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Oct 18, 2025Updated 5 months ago