Extremely Simple Microbenchmarks
☆45May 23, 2018Updated 8 years ago
Alternatives and similar repositories for microbench
Users that are interested in microbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 3 years ago
- ☆32Apr 8, 2020Updated 6 years ago
- Microprobe: Microbenchmark generation framework☆28Feb 5, 2026Updated 6 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated last year
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆16Mar 18, 2025Updated last year
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- The official repository for the gem5 resources sources.☆87Jun 23, 2026Updated 2 months ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- ☆22Nov 3, 2025Updated 9 months ago
- Modeling Architectural Platform☆227Aug 17, 2026Updated last week
- Simian Process Oriented Conservative JIT PDES from LANL☆13Dec 12, 2025Updated 8 months ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ANSI C API for OpenTracing☆35Feb 1, 2019Updated 7 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆94May 6, 2021Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 3 months ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 5 months ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- ☆83Oct 29, 2024Updated last year
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 7 years ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆106Apr 2, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A flexible, high-performance, user-friendly computer architecture simulator engine☆118Aug 13, 2026Updated 2 weeks ago
- ☆65Dec 4, 2022Updated 3 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆17Sep 25, 2023Updated 2 years ago
- ☆44Jul 7, 2026Updated last month
- Championship Branch Prediction 2025☆72May 19, 2025Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- A simulator integrates ChampSim and Ramulator.☆23Updated this week
- The Sniper Multi-Core Simulator☆189May 23, 2026Updated 3 months ago
- Tools for analyzing and browsing Tarmac instruction traces.☆86Jun 5, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Trying to figure various CPU things out☆174Jan 31, 2026Updated 6 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Apr 29, 2026Updated 4 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆744Jul 28, 2026Updated last month
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆121Apr 9, 2025Updated last year
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago