catiaspsilva / Academic-ResourcesLinks
This repository contains an ongoing list of educational resources for python programming, version control with git, mathematics for machine learning, data science, machine learning, and deep learning.
☆25Updated 7 months ago
Alternatives and similar repositories for Academic-Resources
Users that are interested in Academic-Resources are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Verilog modules for beginners☆28Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- ☆173Updated 2 years ago
- Design of a 16-Bit CPU using Verilog☆45Updated 6 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Updated 9 months ago
- ☆17Updated 2 months ago
- 100 Days of RTL☆407Updated last year
- For aspiring hardware engineers out there.☆81Updated 10 months ago
- ☆14Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆174Updated 5 months ago
- ECE 3300 HDL Code☆62Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆175Updated 2 years ago
- ☆14Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆306Updated 3 months ago
- ☆116Updated 2 years ago
- ☆110Updated 2 months ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆55Updated 4 years ago
- ☆37Updated 8 months ago
- https://caravel-user-project.readthedocs.io☆225Updated 11 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆128Updated 3 years ago
- ☆37Updated 6 months ago
- ☆97Updated 7 months ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Updated 8 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Updated 5 years ago
- Verilog HDL files☆170Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago