IObundle / iob-lib
Verilog Modules and Python Scripts for Creating IP Core Build Directories
☆29Updated last year
Related projects ⓘ
Alternatives and complementary repositories for iob-lib
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆33Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 3 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- SystemVerilog Logger☆16Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- PCI Express controller model☆45Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- APB Logic☆12Updated 9 months ago
- ☆21Updated 2 months ago
- Open FPGA Modules☆23Updated last month
- ☆36Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆42Updated 3 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago