u3oR / fft_verilog
使用verilog实现流水线 FFT
☆13Updated 10 months ago
Alternatives and similar repositories for fft_verilog
Users that are interested in fft_verilog are comparing it to the libraries listed below
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- FPGA Technology Exchange Group相关文件管理☆44Updated last month
- AXI4-Stream FIR filter IP☆17Updated 2 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 2 months ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- ☆10Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- ☆17Updated 3 years ago
- 基于FPGA的FFT☆16Updated 6 years ago
- Must-have verilog systemverilog modules☆34Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆16Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 7 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- OV7670 (Verilog HDL)Drive for FPGA☆16Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆18Updated last year
- ☆19Updated 2 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆29Updated 10 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated 10 months ago