u3oR / fft_verilog
使用verilog实现流水线 FFT
☆13Updated 7 months ago
Alternatives and similar repositories for fft_verilog:
Users that are interested in fft_verilog are comparing it to the libraries listed below
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated last month
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆45Updated 7 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- configurable cordic core in verilog☆48Updated 10 years ago
- AXI4-Stream FIR filter IP☆13Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆28Updated 9 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆22Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆96Updated 5 months ago
- Cortex M0 based SoC☆72Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆31Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆25Updated 4 months ago
- ☆18Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 3 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago