☆25Mar 27, 2022Updated 4 years ago
Alternatives and similar repositories for cortex_m3_on_xc7a100t
Users that are interested in cortex_m3_on_xc7a100t are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- Template to build a flash algorithm for the Segger J-link software (and CMSIS). (Works without having a DSK license. Rip Open Flash Loade…☆39Jan 18, 2026Updated 6 months ago
- RTT-Console for SEGGER Jlink☆20May 9, 2017Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IPASS -- Image Processing Algorithm Simulation Software☆11Jul 25, 2025Updated last year
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 2 months ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 4 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 2 months ago
- ☆20Jun 18, 2022Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆30Jul 3, 2023Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆25Oct 15, 2023Updated 2 years ago
- C语言通过动态加载DLL实现调用JLink功能☆29Mar 25, 2022Updated 4 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- Discover, setup, and get stats on network interfaces☆11Nov 17, 2023Updated 2 years ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆17Nov 27, 2024Updated last year
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 7 months ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated 3 weeks ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated last month
- APB verification using UVM☆15Aug 21, 2023Updated 2 years ago
- rt_memcpy Cortex-M 汇编加速版☆12Jun 9, 2022Updated 4 years ago
- WiPhy is an open-source Python package for wireless signal processing at the physical layer.☆16Jul 16, 2025Updated last year
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago