☆25Mar 27, 2022Updated 4 years ago
Alternatives and similar repositories for cortex_m3_on_xc7a100t
Users that are interested in cortex_m3_on_xc7a100t are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated 3 months ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- Template to build a flash algorithm for the Segger J-link software (and CMSIS). (Works without having a DSK license. Rip Open Flash Loade…☆39Jan 18, 2026Updated 9 months ago
- RTT-Console for SEGGER Jlink☆20May 9, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆24Jul 13, 2024Updated 2 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 6 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 5 months ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Android Opencv实现人脸检测 SeetaFaceEngine实现人眼定位 完成大眼,贴纸,人脸美颜效果☆10Mar 14, 2023Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆114May 8, 2026Updated 5 months ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated last year
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆32Jul 3, 2023Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆17Apr 2, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 9 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 4 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 9 months ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 10 months ago
- rt_memcpy Cortex-M 汇编加速版☆12Jun 9, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 3 months ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆20Nov 27, 2024Updated last year
- Using STM32F303CCT6's on-chip 12-bit DAC to perform Direct Digital Synthesize☆18May 20, 2021Updated 5 years ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆18Dec 30, 2025Updated 9 months ago