☆25Mar 27, 2022Updated 4 years ago
Alternatives and similar repositories for cortex_m3_on_xc7a100t
Users that are interested in cortex_m3_on_xc7a100t are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- Template to build a flash algorithm for the Segger J-link software (and CMSIS). (Works without having a DSK license. Rip Open Flash Loade…☆39Jan 18, 2026Updated 6 months ago
- This simulator framework is part of the DETERMINISTIC6G project: https://deterministic6g.eu/☆16Apr 19, 2026Updated 3 months ago
- RTT-Console for SEGGER Jlink☆20May 9, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- The Guidance For Installing dpu and some other stuff On Xilinx ZCU102☆15Jan 7, 2020Updated 6 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 3 months ago
- Allows to reproduce the figures and the appendix of the paper "Correctly Modeling TX and RX Chain in (Distributed) Massive MIMO - New Fun…☆13Jun 30, 2022Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 5 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 3 months ago
- ☆20Jun 18, 2022Updated 4 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆31Jul 3, 2023Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆41Jul 29, 2020Updated 6 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- Discover, setup, and get stats on network interfaces☆11Nov 17, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆17Nov 27, 2024Updated last year
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 7 months ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 5 years ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated last month
- Hardware Accelerators on FPGA for Computer Vision Applications☆16Dec 16, 2025Updated 8 months ago