BigPig-Bro / Cyclone-IV
【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板
☆16Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for Cyclone-IV
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆42Updated 10 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated last month
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆60Updated last year
- An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆142Updated last year
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- ☆28Updated 4 years ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆113Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆35Updated 4 months ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- 【例程】国产高云FPGA 开发板及其工程☆21Updated last month
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆74Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆18Updated last year
- An FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器,可实现视频压缩。☆116Updated 9 months ago
- ☆51Updated last year
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆23Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated last month
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 6 years ago
- ☆33Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆137Updated last year