nblintao / Computer-ArchitectureLinks
A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Updated 10 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below
Sorting:
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆33Updated 8 years ago
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- nscscc2018☆26Updated 7 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆118Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆131Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆93Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆86Updated 5 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆205Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆45Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Pick your favorite language to verify your chip.☆71Updated last week
- Various caches written in Verilog-HDL☆127Updated 10 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- Pipelined RISC-V CPU☆23Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆176Updated 4 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Updated 8 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year