nblintao / Computer-Architecture
A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Updated 9 years ago
Alternatives and similar repositories for Computer-Architecture:
Users that are interested in Computer-Architecture are comparing it to the libraries listed below
- A softcore microprocessor of MIPS32 architecture.☆39Updated 7 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- ☆33Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆78Updated 5 years ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- ☆59Updated last week
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆36Updated 4 years ago
- Yet another toy CPU.☆86Updated last year
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Updated 4 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆28Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆72Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆118Updated 4 years ago
- Pipelined RISC-V CPU☆23Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 7 years ago