nblintao / Computer-Architecture
A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Updated 9 years ago
Alternatives and similar repositories for Computer-Architecture:
Users that are interested in Computer-Architecture are comparing it to the libraries listed below
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 9 months ago
- ☆34Updated 5 years ago
- Naïve MIPS32 SoC implementation☆114Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 7 years ago
- nscscc2018☆26Updated 6 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆111Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆77Updated 5 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- Run rocket-chip on FPGA☆67Updated 5 months ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- ☆64Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆127Updated 5 years ago
- 《自己动手写CPU》一书附带的文件☆80Updated 7 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- Pipelined RISC-V CPU☆24Updated 3 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆38Updated 4 years ago
- 一生一芯的信息发布和内容网站☆130Updated last year
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 7 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆53Updated 8 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆124Updated 4 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆82Updated 5 years ago