A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Jul 12, 2015Updated 10 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Final Project of Spring 2018 Artificial Intelligence at Tongji Univ.☆12Sep 23, 2018Updated 7 years ago
- A course project of ZJU Compile Principle.☆20Jun 30, 2020Updated 5 years ago
- 管道内赛车/计算机图形学/组 队作业/ZJU☆10Jan 19, 2017Updated 9 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 南开大学信息检索系统大作业，写一个搜索引擎☆11Dec 30, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- NKU CS major compulsory course in 5th semester, taught by Prof. Wang Gang. Finish a compiler of language SysY(A subset of language C), by…☆10Jan 14, 2022Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MiniSQL database engine and Library Management System, based on Python and UWP design.☆39Jun 10, 2019Updated 6 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- 浙江大学2018年冬季机器学习课程☆12Mar 21, 2019Updated 7 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- This repository contains the implementation of the paper: "Deceptive-NeRF/3DGS: Diffusion-Generated Pseudo-Observations for High-Quality …☆20Nov 21, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆16Dec 1, 2023Updated 2 years ago
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [CVPR 2026] 4C4D: 4 Camera 4D Gaussian Splatting☆85Apr 7, 2026Updated last month
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A client-server based file transfer program using UDP and TCP written in Python.☆10Apr 13, 2015Updated 11 years ago
- Official codes for FPR (Accepted by CVPR2025)☆14Mar 19, 2025Updated last year
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- ☆28Mar 24, 2026Updated last month
- Running TinixOS in your browser! Based on copy/v86 (x86 virtualization in JavaScript).☆17Nov 8, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- 基于OpenGL 的3D虚拟场景构建之城镇漫游☆15Dec 26, 2018Updated 7 years ago
- ☆26May 17, 2017Updated 9 years ago
- A web application (with multiple API project options) that uses MariaDB HTAP!☆10Dec 12, 2022Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago