A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Jul 12, 2015Updated 10 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A course project of ZJU Compile Principle.☆20Jun 30, 2020Updated 6 years ago
- ☆29Dec 26, 2025Updated 6 months ago
- Combine depth map and normal map by solving Poisson equation☆10Jun 21, 2022Updated 4 years ago
- 同步互斥与Linux内核模块☆14Mar 6, 2018Updated 8 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 南开大学信息检索系统大作业，写一个搜索引擎☆10Dec 30, 2023Updated 2 years ago
- 南开大学操作系统课程实验（UCore）☆11Oct 16, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- RSIC-V CPU and cache built for computer organization course in ZJU.☆28Sep 12, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Jan 8, 2023Updated 3 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- 浙江大学2018年冬季机器学习课程☆12Mar 21, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- This repository contains the implementation of the paper: "Deceptive-NeRF/3DGS: Diffusion-Generated Pseudo-Observations for High-Quality …☆20Nov 21, 2024Updated last year
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 6 months ago
- Data Science Resources☆12Oct 2, 2024Updated last year
- UCAS大二计算机组成原理研讨课实验☆13Jul 6, 2022Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Official codes for FPR (Accepted by CVPR2025)☆15Mar 19, 2025Updated last year
- Examples For AI Agent☆14Jan 16, 2025Updated last year
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- ☆30Mar 24, 2026Updated 3 months ago
- [CVPR 2026] 4C4D: 4 Camera 4D Gaussian Splatting☆117Apr 7, 2026Updated 2 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- We are proposing a new model that applies denoising steps by UNet for improving the diffusion process to improve the result of medical im…☆13May 25, 2025Updated last year