nblintao / Computer-Architecture
A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆18Updated 9 years ago
Related projects: ⓘ
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- nscscc2018☆26Updated 5 years ago
- ☆32Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆35Updated 4 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆28Updated 6 years ago
- Naïve MIPS32 SoC implementation☆112Updated 4 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- MIPS CPU☆14Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆60Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- National Student Computer System Capability Challenge☆9Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆109Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆125Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 5 years ago
- Java implementation of MIPS instruction set and graphical emulator. Designed for ZJU SWORD-II.☆34Updated 4 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆34Updated 3 years ago
- ☆18Updated 6 years ago
- CQU Dual Issue Machine☆31Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆65Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆110Updated this week