A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Jul 12, 2015Updated 10 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below
Sorting:
- A course project of ZJU Compile Principle.☆20Jun 30, 2020Updated 5 years ago
- ☆29Dec 26, 2025Updated 2 months ago
- 同步互斥与Linux内核模块☆14Mar 6, 2018Updated 8 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 南开大学操作系统课程实验（UCore）☆11Oct 16, 2022Updated 3 years ago
- 南开大学信息检索系统大作业，写一个搜索引擎☆10Dec 30, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- RSIC-V CPU and cache built for computer organization course in ZJU.☆27Sep 12, 2021Updated 4 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- NKU CS major compulsory course in 5th semester, taught by Prof. Wang Gang. Finish a compiler of language SysY(A subset of language C), by…☆10Jan 14, 2022Updated 4 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- 美国大学生数学建模比赛中数据地图绘制的工具箱和说明☆16Nov 28, 2024Updated last year
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- This repository contains the implementation of the paper: "Deceptive-NeRF/3DGS: Diffusion-Generated Pseudo-Observations for High-Quality …☆21Nov 21, 2024Updated last year
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 2 months ago
- Data Science Resources☆12Oct 2, 2024Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Super Scraper is a modern web scraping solution built with FastAPI, Next.js, and LangChain. It allows users to scrape static and dynamic …☆10May 30, 2024Updated last year
- ☆24Mar 11, 2026Updated last week
- Running TinixOS in your browser! Based on copy/v86 (x86 virtualization in JavaScript).☆17Nov 8, 2024Updated last year
- 2023年南开大学操作系统课程实验指北（助教小木个人版）☆17Nov 1, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A web application (with multiple API project options) that uses MariaDB HTAP!☆10Dec 12, 2022Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago