nblintao / Computer-ArchitectureLinks
A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Updated 9 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below
Sorting:
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 8 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆82Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated 11 months ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆128Updated 5 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆115Updated 4 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆205Updated 3 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- ☆34Updated 5 years ago
- Pipelined RISC-V CPU☆23Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Updated 9 years ago
- nscscc2018☆26Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆41Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆127Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆84Updated 5 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Updated 7 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- ☆17Updated 7 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆84Updated 4 years ago