A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
☆20Jul 12, 2015Updated 11 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A course project of ZJU Compile Principle.☆20Jun 30, 2020Updated 6 years ago
- 本科阶段一些课程资料整理☆14Jul 22, 2023Updated 2 years ago
- 同步互斥与Linux内核模块☆14Mar 6, 2018Updated 8 years ago
- It demonstrates web scraping and data collection techniques using Python's BeautifulSoup and pandas libraries. The script extracts data f…☆13Nov 20, 2024Updated last year
- Gaussian noise generator Verilog IP core☆34Jul 5, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- NKU CS major compulsory course in 5th semester, taught by Prof. Wang Gang. Finish a compiler of language SysY(A subset of language C), by…☆10Jan 14, 2022Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- 南开大学信息检索系统大作业，写一个搜索引擎☆10Dec 30, 2023Updated 2 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- 南开大学操作系统课程实验（UCore）☆11Oct 16, 2022Updated 3 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- RSIC-V CPU and cache built for computer organization course in ZJU.☆28Sep 12, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Experiments with self-synchronizing LFSR scramblers☆16Oct 11, 2020Updated 5 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- A client-server based file transfer program using UDP and TCP written in Python.☆10Apr 13, 2015Updated 11 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 6 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- 2023年南开大学操作系统课程实验指北（助教小木个人版）☆17Nov 1, 2023Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆18Apr 17, 2021Updated 5 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Running TinixOS in your browser! Based on copy/v86 (x86 virtualization in JavaScript).☆17Nov 8, 2024Updated last year
- Open Source Cell Library for Predictive CNFET Technology☆15Mar 12, 2026Updated 4 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29Dec 26, 2025Updated 6 months ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Client-Freelancer Partnership - Jobs Search - Posting jobs☆12May 9, 2021Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago