oscimp / oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
☆48Updated 2 months ago
Related projects: ⓘ
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆35Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆57Updated last year
- ☆24Updated 4 years ago
- pynq framework for antsdr☆32Updated 3 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆57Updated last year
- HDL code for a complex multiplier with AXI stream interface☆15Updated last year
- AD9361 based USB3 SDR☆94Updated 6 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆56Updated this week
- ☆29Updated 3 years ago
- An SDR for Raspberry Pi☆34Updated 4 years ago
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆30Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆69Updated 2 years ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆77Updated last year
- Prototype time domain reflectometer/sampling oscilloscope☆46Updated 5 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆31Updated 2 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆77Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 6 months ago
- Prototype phase noise analyzer☆17Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- RFNoC out-of-tree module for a channelizer☆15Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆18Updated 4 years ago
- OpenHT FPGA design☆29Updated 2 months ago
- Main transceiver application☆29Updated 3 years ago