oscimp / oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
☆53Updated this week
Alternatives and similar repositories for oscimpDigital:
Users that are interested in oscimpDigital are comparing it to the libraries listed below
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆38Updated 4 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- AD9361 based USB3 SDR☆101Updated 7 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ☆24Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆67Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- MATLAB toolbox for ADI transceiver products☆60Updated 3 weeks ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆38Updated 2 weeks ago
- LimeSDR XTRX gateware project.☆16Updated last month
- Prototype phase noise analyzer☆19Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Parks-McClellan Remez FIR design algorithm☆18Updated 2 weeks ago
- An RFSoC Frequency Planner developed using Python.☆23Updated last year
- Over-engineered SDR development board☆38Updated 3 months ago
- FPGA based WiFi Intrusion detection system☆18Updated last week
- RFNoC out-of-tree module for a channelizer☆15Updated 7 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆22Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- multi MAX2771 GNSS receiver☆35Updated 2 weeks ago
- ☆15Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Prototype time domain reflectometer/sampling oscilloscope☆50Updated 5 years ago
- RTL implementation of components for DVB-S2☆114Updated last year
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆13Updated 8 years ago
- OpenHT FPGA design☆31Updated 8 months ago