oscimp / oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
☆49Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for oscimpDigital
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆35Updated 3 weeks ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- AD9361 based USB3 SDR☆98Updated 7 years ago
- pynq framework for antsdr☆33Updated 5 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆61Updated last year
- ☆24Updated 4 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 5 years ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆80Updated last month
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- ☆13Updated 4 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Prototype time domain reflectometer/sampling oscilloscope☆48Updated 5 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- ADI Scripts for Linux images☆25Updated last week
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆33Updated this week
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- An SDR for Raspberry Pi☆34Updated 4 years ago
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆31Updated 4 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆21Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆18Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Prototype phase noise analyzer☆18Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 2 weeks ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year