Najsztub/jtagGUI external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Najsztub/jtagGUI

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Najsztub/jtagGUI)

Close

Najsztub / jtagGUIView on GitHubMore

• External links
• Readme badge

Python GUI for UrJTAG library.

☆22Aug 2, 2023Updated 2 years ago

Alternatives and similar repositories for jtagGUI

Users that are interested in jtagGUI are comparing it to the libraries listed below

• tomverbeure / intel_jtag_primitive_blog

  View on GitHub
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Oct 31, 2021Updated 4 years ago
• viveris / jtag-boundary-scanner

  View on GitHub
  JTAG boundary scan debug & test tool.
  ☆171Oct 28, 2024Updated last year
• awygle / waggle

  View on GitHub
  Rust proof-of-concept for GPU waveform rendering
  ☆13Jul 22, 2020Updated 5 years ago
• saleae / JtagAnalyzer

  View on GitHub
  Outdated. See https://github.com/saleae/jtag-analyzer for the official Saleae JTAG Analyzer
  ☆12May 21, 2018Updated 7 years ago
• betrusted-io / jtag-trace

  View on GitHub
  Jtag parsing scripts
  ☆10Oct 14, 2023Updated 2 years ago
• PSPReverse / PSPTrace

  View on GitHub
  correlate an SPI capture of an AMD boot procedure to the PSP firmware components
  ☆15Jan 13, 2026Updated last month
• tongchen126 / fpga_pcie_ethernet

  View on GitHub
  ☆17Apr 7, 2022Updated 3 years ago
• cyrozap / agilent-pcie-analyzer-re

  View on GitHub
  Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.
  ☆14Oct 9, 2025Updated 4 months ago
• jtsiomb / sgikbd

  View on GitHub
  PS/2 keyboard/mouse converter for old Silicon Graphics computers.
  ☆16Mar 27, 2025Updated 11 months ago
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• FPGA-Research / FPGAVirusScanner

  View on GitHub
  Program to scan for malicious FPGA designs.
  ☆17Mar 20, 2021Updated 4 years ago
• logos-electromechanical / MAX11300Arduino

  View on GitHub
  This is a library for talking to the MAX11300 from any Arduino.
  ☆10Jun 15, 2018Updated 7 years ago
• swetland / jtag-mpsse

  View on GitHub
  JTAG Tools For FTDI MPSSE Transports
  ☆13Jul 22, 2014Updated 11 years ago
• alexforencich / ftjrev

  View on GitHub
  JTAG reverse engineering software for FTDI compatible cables
  ☆54Oct 26, 2014Updated 11 years ago
• azonenberg / jtaghal

  View on GitHub
  JTAG Hardware Abstraction Library
  ☆37Oct 23, 2023Updated 2 years ago
• ChrisPVille / jtaglet

  View on GitHub
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆35Nov 26, 2018Updated 7 years ago
• shuckc / urjtag

  View on GitHub
  urjtag from upstream on sourceforge http://sourceforge.net/projects/urjtag/
  ☆30Dec 27, 2023Updated 2 years ago
• deadsy / rvdbg

  View on GitHub
  RISC-V Debugger
  ☆16Apr 2, 2025Updated 11 months ago
• tinyledmatrix / PD-Injector-SMD

  View on GitHub
  USB-PD Power/Data Splitter
  ☆14Jan 21, 2023Updated 3 years ago
• freecores / openjtag-project

  View on GitHub
  Open JTAG project
  ☆13Jul 17, 2014Updated 11 years ago
• pbatard / ubrx

  View on GitHub
  Universal BIOS Recovery console for x86 PCs
  ☆47May 10, 2024Updated last year
• JimmyStones / Verilator_Template

  View on GitHub
  ☆16Jan 23, 2025Updated last year
• mnentwig / busbridge3

  View on GitHub
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆20May 30, 2019Updated 6 years ago
• ulixxe / usb_dfu

  View on GitHub
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆20Mar 10, 2024Updated last year
• tomverbeure / jtag_uart_example

  View on GitHub
  Mini CPU design with JTAG UART support
  ☆21Jun 8, 2021Updated 4 years ago
• renaudbedard / wordle-fr

  View on GitHub
  MOTDLE, un clone de Wordle en français
  ☆17Jan 20, 2023Updated 3 years ago
• enjoy-digital / xtrx_julia

  View on GitHub
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆28Mar 11, 2024Updated last year
• shrine-maiden-heavy-industries / torii-hdl

  View on GitHub
  A Python-based HDL and framework for silicon-based witchcraft
  ☆31Feb 21, 2026Updated last week
• merlinepedra25 / Xilinx-Unprotect

  View on GitHub
  ☆56Jul 22, 2022Updated 3 years ago
• iczelia / tiny6502

  View on GitHub
  a small (~140 line) and portable 6502 emulator demo.
  ☆18Jan 4, 2022Updated 4 years ago
• LIV2 / Homebrew-65C02-Computer

  View on GitHub
  A homebrew 65C02 based computer with PS/2 Keyboard, Serial & Parallel IO + 3 Expansion slots
  ☆22May 20, 2022Updated 3 years ago
• PS-FPGA / ps-fpga

  View on GitHub
  The PS-FPGA project (top level)
  ☆24May 12, 2021Updated 4 years ago
• stnolting / riscv-debug-dtm

  View on GitHub
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆27Jan 6, 2023Updated 3 years ago
• defparam / PCI2Nano-RTL

  View on GitHub
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆46Jan 14, 2021Updated 5 years ago
• colinoflynn / pyjtagbs

  View on GitHub
  Python JTAG Boundary Scan tool
  ☆91Mar 20, 2024Updated last year
• kbob / nmigen-examples

  View on GitHub
  I want to learn [n]Migen.
  ☆44Jan 26, 2020Updated 6 years ago
• metro94 / RV-DAP-Plus

  View on GitHub
  ☆25Sep 12, 2021Updated 4 years ago
• f32c / tools

  View on GitHub
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆25Feb 23, 2026Updated last week
• tomverbeure / usb_system

  View on GitHub
  SpinalHDL USB system for the ULPI based Arrow DECA board
  ☆20Jan 9, 2022Updated 4 years ago