shacron / sledLinks
Sled System Emulator
☆28Updated 4 months ago
Alternatives and similar repositories for sled
Users that are interested in sled are comparing it to the libraries listed below
Sorting:
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆13Updated 2 weeks ago
- C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.☆43Updated last year
- Surf - A digital waveform viewer for macOS☆10Updated 2 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆17Updated 6 months ago
- ☆33Updated last year
- (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification☆27Updated 7 years ago
- RISC-V user-mode emulator that runs DooM☆54Updated 6 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- An embedded OS for Apple M1 Pro chipsets☆18Updated last year
- GCC plugin for C language that tracks references to allocated objects☆28Updated 3 months ago
- yaxdis, a small and naive disassembler using yaxpeax decoders☆34Updated 4 months ago
- Assemble 128-bit RISC-V☆46Updated last year
- QEMU with support for CHERI☆59Updated this week
- EFI Byte Code Virtual Machine in userspace☆80Updated 2 years ago
- program analysis for machine code☆36Updated 3 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Updated 3 years ago
- LLVM backend for m88k architecture☆50Updated last month
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆30Updated 5 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated this week
- Convert low ghidra pcode to verifiable C☆22Updated 11 months ago
- Sail code model of the CHERIoT ISA☆43Updated last week
- My coreboot work☆23Updated 14 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆87Updated 2 months ago
- WIP UEFI Display Driver for embedded-graphics☆25Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆99Updated 3 years ago
- Symbolic execution of LLVM IR☆13Updated last year
- Fork of LLVM adding CHERI support☆57Updated this week