A Python-based HDL and framework for silicon-based witchcraft
☆43Sep 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for torii-hdl
Users that are interested in torii-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- IA-64 emulator☆15Aug 13, 2021Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- RTLMeter benchmark suite☆33Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 6 years ago
- Some tools and exploits for the NVIDIA Falcon v5 TSEC engines☆38Jan 2, 2022Updated 4 years ago
- ☆24Jul 29, 2025Updated last year
- GD-IDE for the Toshiba GD-ROM☆12Aug 22, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆17Jan 13, 2026Updated 8 months ago
- Read out firmware of some STM32 parts☆16Jul 20, 2025Updated last year
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 3 years ago
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Jun 16, 2026Updated 3 months ago
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 9 months ago
- Rust bindings for libfunnel: Easy app-to-app frame sharing using PipeWire☆17Feb 1, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- My notes for DDR3 SDRAM controller☆57Feb 23, 2023Updated 3 years ago
- The PS-FPGA project (top level)☆28May 12, 2021Updated 5 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Jul 2, 2026Updated 3 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- Compatibility tool for Steam Play based on Wine and additional components☆29Apr 2, 2026Updated 6 months ago
- ☆20Feb 25, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Lean-embedded framework to verify Verilog modules☆15Oct 1, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- C# Source Generator for Wayland☆26Nov 22, 2024Updated last year