shrine-maiden-heavy-industries / torii-hdlLinks
A Python-based HDL and framework for silicon-based witchcraft
☆30Updated last week
Alternatives and similar repositories for torii-hdl
Users that are interested in torii-hdl are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆64Updated this week
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated 3 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated 2 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆16Updated last week
- ☆15Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Industry standard I/O for Amaranth HDL☆31Updated last year
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- converts catgirls to gds files☆15Updated 4 years ago
- IA-64 emulator☆15Updated 4 years ago
- Mask ROM decoding utilities☆74Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- ☆16Updated 4 years ago
- Use EEPROMs as programmable logic with PHP☆22Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated last week
- Waveform Generator☆11Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆50Updated last year
- Cyclone V bitstream reverse-engineering project☆130Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆75Updated last week
- Kicad Library to pretify your schematic with pride flags.☆16Updated 3 years ago
- Program to scan for malicious FPGA designs.☆17Updated 4 years ago
- ☆190Updated 5 months ago
- Migrated to Codeberg☆15Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- Reverse engineering of BL602 blobs☆101Updated 2 years ago