shrine-maiden-heavy-industries / torii-hdl
A modern hardware definition language and toolchain based on Python
☆12Updated this week
Alternatives and similar repositories for torii-hdl:
Users that are interested in torii-hdl are comparing it to the libraries listed below
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- IA-64 emulator☆15Updated 3 years ago
- ☆12Updated 4 months ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- An FPGA reverse engineering and documentation project☆14Updated this week
- converts catgirls to gds files☆15Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆17Updated 4 months ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 6 months ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Kicad Library to pretify your schematic with pride flags.☆15Updated 2 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Sled System Emulator☆28Updated 2 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 3 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆13Updated last month
- ☆16Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Project Trellis database☆13Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆56Updated this week
- OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller☆15Updated 2 years ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆12Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- ☆11Updated 3 weeks ago
- Sticky sticky PCI☆10Updated 6 years ago
- ☆14Updated 11 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆14Updated last year
- Open source Logic Analyzer based on LiteX SoC☆24Updated last month
- Exploring gate level simulation☆56Updated 2 years ago
- Deeply Embeddable bare-metal C++ standard library☆12Updated 4 months ago
- Unofficial Yosys WebAssembly packages☆69Updated this week