Alternatives and similar repositories for digitaljs

Users that are interested in digitaljs are comparing it to the libraries listed below

• tilk / digitaljs_online
  Online demonstration for DigitalJS
  ☆137Updated last year
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆342Updated 7 months ago
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,375Updated 3 weeks ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆725Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,099Updated 6 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,201Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,457Updated last month
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆205Updated 2 weeks ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆245Updated 6 years ago
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆388Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated last week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,813Updated 3 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,396Updated last month
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,848Updated this week
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆445Updated 4 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year
• Redcrafter / verilog2factorio
  This project will compile verilog (a hardware description language) into factorio blueprints.
  ☆783Updated 7 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,063Updated last month
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆724Updated 7 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,639Updated 3 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,070Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆732Updated last week
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆106Updated 11 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆710Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,506Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,336Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆828Updated 3 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,611Updated this week