tilk / digitaljs
Teaching-focused digital circuit simulator
☆681Updated 9 months ago
Alternatives and similar repositories for digitaljs:
Users that are interested in digitaljs are comparing it to the libraries listed below
- Online demonstration for DigitalJS☆130Updated 9 months ago
- draws an SVG schematic from a JSON netlist☆664Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,038Updated last month
- A small, light weight, RISC CPU soft core☆1,351Updated last week
- UPduino 3.0: new 4 layer layout, various other improvements☆331Updated 3 weeks ago
- RISC-V Assembler and Runtime Simulator☆426Updated 8 months ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆198Updated 3 weeks ago
- VHDL synthesis (based on ghdl)☆319Updated this week
- SERV - The SErial RISC-V CPU☆1,481Updated 2 weeks ago
- VRoom! RISC-V CPU☆497Updated 5 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆362Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆438Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,206Updated this week
- A parser for electronic component descriptions☆278Updated 10 months ago
- Hardware Description Languages☆999Updated last week
- FPGA Design Suite based on C to Verilog design flow.☆242Updated 5 years ago
- VeeR EH1 core☆846Updated last year
- An abstraction library for interfacing EDA tools☆663Updated this week
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆340Updated 10 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,239Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆317Updated 3 years ago
- An open-source microcontroller system based on RISC-V☆927Updated last year
- FPGA 101 lessons/labs☆369Updated 7 months ago
- A 32-bit RISC-V soft processor☆309Updated 4 months ago
- Small footprint and configurable DRAM core☆390Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆413Updated 5 months ago
- List of FPGA Lattice boards using open tools☆317Updated this week
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago