tilk / digitaljs
Teaching-focused digital circuit simulator
☆680Updated 9 months ago
Alternatives and similar repositories for digitaljs:
Users that are interested in digitaljs are comparing it to the libraries listed below
- Online demonstration for DigitalJS☆130Updated 9 months ago
- draws an SVG schematic from a JSON netlist☆663Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,345Updated last month
- A small, light weight, RISC CPU soft core☆1,351Updated last week
- Hardware Description Languages☆997Updated last week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,372Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆438Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,037Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,249Updated last week
- SERV - The SErial RISC-V CPU☆1,479Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,377Updated this week
- A 32-bit RISC-V soft processor☆309Updated 4 months ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆198Updated 2 weeks ago
- bit field diagram renderer☆355Updated 11 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,239Updated this week
- FPGA Design Suite based on C to Verilog design flow.☆242Updated 5 years ago
- Modular hardware build system☆922Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- VHDL compiler and simulator☆666Updated this week
- Magic VLSI Layout Tool☆507Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,204Updated this week
- UPduino 3.0: new 4 layer layout, various other improvements☆331Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- VHDL synthesis (based on ghdl)☆318Updated last month
- VeeR EH1 core☆845Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆361Updated last year
- FPGA 101 lessons/labs☆369Updated 7 months ago
- An abstraction library for interfacing EDA tools☆662Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆623Updated 3 weeks ago