thomasrussellmurphy / stx_cookbook
Altera Advanced Synthesis Cookbook 11.0
☆100Updated last year
Alternatives and similar repositories for stx_cookbook:
Users that are interested in stx_cookbook are comparing it to the libraries listed below
- Python packages providing a library for Verification Stimulus and Coverage☆119Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆109Updated last year
- AHB3-Lite Interconnect☆85Updated 10 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- ☆149Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- AXI interface modules for Cocotb☆242Updated last year
- round robin arbiter☆70Updated 10 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆62Updated 5 months ago
- ☆45Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- PCI express simulation framework for Cocotb☆153Updated last year
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆75Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆73Updated 6 years ago
- A generic class library in SystemVerilog☆81Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated 3 weeks ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated 2 weeks ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago