Altera Advanced Synthesis Cookbook 11.0
☆117Apr 7, 2023Updated 3 years ago
Alternatives and similar repositories for stx_cookbook
Users that are interested in stx_cookbook are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 7, 2026Updated last week
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆96Jul 14, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- A 5$ Xilinx ZYNQ development board.☆28Jan 25, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Aug 30, 2024Updated last year
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- ☆22Oct 29, 2025Updated 8 months ago
- ☆15Jul 28, 2022Updated 3 years ago
- ☆15May 24, 2025Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆61Aug 30, 2022Updated 3 years ago
- ☆180Sep 11, 2022Updated 3 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆905Feb 27, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16May 14, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week