Altera Advanced Synthesis Cookbook 11.0
☆114Apr 7, 2023Updated 2 years ago
Alternatives and similar repositories for stx_cookbook
Users that are interested in stx_cookbook are comparing it to the libraries listed below
Sorting:
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆91Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆58Aug 30, 2022Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- ☆19Oct 29, 2025Updated 4 months ago
- ☆175Sep 11, 2022Updated 3 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆49Updated this week
- ☆18Aug 26, 2016Updated 9 years ago
- A simple UVM example with DPI☆45Aug 7, 2017Updated 8 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- opensource NPU for LLM inference (this run gpt2)☆56Feb 16, 2026Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- ☆21Apr 2, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated last week
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week