Altera Advanced Synthesis Cookbook 11.0
☆115Apr 7, 2023Updated 3 years ago
Alternatives and similar repositories for stx_cookbook
Users that are interested in stx_cookbook are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆29Sep 16, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- A 5$ Xilinx ZYNQ development board.☆28Jan 25, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆15Jul 28, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆96Updated this week
- Home of the Advanced Interface Bus (AIB) specification.☆61Aug 30, 2022Updated 3 years ago
- ☆20Oct 29, 2025Updated 7 months ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 2 months ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Aug 26, 2016Updated 9 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆279Apr 10, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16May 14, 2026Updated 3 weeks ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago