Altera Advanced Synthesis Cookbook 11.0
☆126Apr 7, 2023Updated 3 years ago
Alternatives and similar repositories for stx_cookbook
Users that are interested in stx_cookbook are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆99Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆19Aug 26, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 2 months ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- ☆16Aug 11, 2026Updated 2 months ago
- ☆18Mar 28, 2026Updated 7 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- ☆10Aug 30, 2024Updated 2 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆24Oct 23, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆90Mar 28, 2026Updated 7 months ago
- ☆15May 24, 2025Updated last year
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- A 5$ Xilinx ZYNQ development board.☆29Jan 25, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆425Aug 3, 2026Updated 2 months ago
- ☆22Oct 29, 2025Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year