A nicer HDL.
☆98Apr 8, 2017Updated 8 years ago
Alternatives and similar repositories for hoodlum
Users that are interested in hoodlum are comparing it to the libraries listed below
Sorting:
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- Crate to interface full H-bridge motor drivers☆11May 16, 2018Updated 7 years ago
- A macro to define lambda-like macros inline.☆17Sep 8, 2019Updated 6 years ago
- A program that generates rolling-shutter images from a set of frames.☆14Jul 8, 2017Updated 8 years ago
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- Repo for the Rust `platform` crate.☆22Jan 31, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A 3D model (in Blender format) of the official logo for the Rust programming language☆10Feb 25, 2018Updated 8 years ago
- Minimal Rust wrapper for using sockets as IPC with file descriptor passing | now on https://codeberg.org/valpackett/tiny-nix-ipc☆15Oct 1, 2022Updated 3 years ago
- Machine Learning Interface for Rust☆13Mar 18, 2025Updated 11 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆428Apr 20, 2022Updated 3 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- ☆14Mar 20, 2019Updated 6 years ago
- A Rust compiler plugin and support library to annotate overflow behavior☆106May 29, 2023Updated 2 years ago
- Toy experiment of a text editing node graph in Rust☆15Dec 31, 2017Updated 8 years ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- Pure rust mDNS responder☆54Jul 15, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Mathematics library for 3D computer graphics.☆24Sep 20, 2023Updated 2 years ago
- Snake game with neural network AI model☆38Nov 17, 2022Updated 3 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆222Dec 23, 2025Updated 2 months ago
- A DSL parsing library for human readable text documents☆91Apr 12, 2021Updated 4 years ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- Enforce Rust documentation correctness☆14Dec 1, 2022Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A wrapper type for optionally giving up ownership of the underlying value.☆11Mar 6, 2018Updated 8 years ago
- Rust spy functions for testing purposes☆11Aug 24, 2019Updated 6 years ago
- [Experiment] A lock-free, wait-free, block-free logger for the ARM Cortex-M architecture☆10Feb 18, 2020Updated 6 years ago
- My personal NixOS configs☆13Updated this week
- ☆11Sep 11, 2018Updated 7 years ago
- ☆12Dec 23, 2024Updated last year
- ☆12Sep 20, 2022Updated 3 years ago
- A runner for `mdbooks` to keep your documentation tested.☆54May 26, 2020Updated 5 years ago
- create iterators from generators☆11Oct 27, 2023Updated 2 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 6 years ago