jakubcabal / uart-for-fpgaLinks
Simple UART controller for FPGA written in VHDL
☆105Updated 4 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below
Sorting:
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- Verilog wishbone components☆123Updated 2 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆45Updated 5 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- FPGA Logic Analyzer and GUI☆145Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆84Updated 4 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆176Updated last year
- A series of CORDIC related projects☆120Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆290Updated last year
- A simple implementation of a UART modem in Verilog.☆169Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- ☆138Updated last year
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- MIPI DSI controller☆82Updated 3 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- An Open Source configuration of the Arty platform☆131Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- FPGA display controller with support for VGA, DVI, and HDMI.☆244Updated 5 years ago
- Verilog UART☆188Updated 12 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- ☆41Updated 4 years ago