Simple UART controller for FPGA written in VHDL
☆109Aug 7, 2021Updated 4 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Jun 5, 2018Updated 8 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆13Apr 17, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆218Jul 27, 2026Updated last week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 9 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Updated this week
- Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8☆13Jul 31, 2018Updated 8 years ago
- ☆14Jan 22, 2026Updated 6 months ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆48May 18, 2016Updated 10 years ago
- FPGA design toolkit with templates and standard modules☆27May 31, 2026Updated 2 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 3 months ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆15Dec 23, 2016Updated 9 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆18Aug 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Library of VHDL components that are useful in larger designs.☆245Oct 10, 2023Updated 2 years ago
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11May 21, 2026Updated 2 months ago
- ☆18Jul 28, 2022Updated 4 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆28Apr 2, 2026Updated 4 months ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- WCH-LinkW is a wired/wireless 2.4G dual imitation real debugger, which can be used for online debugging and downloading of WCH RISC-V a…☆31Nov 22, 2023Updated 2 years ago
- Galaksija computer for FPGA☆18Jul 6, 2025Updated last year
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Adaptive PI controller based on a reinforcement learning algorithm for speed control of a DC motor☆12Oct 5, 2023Updated 2 years ago
- ☆20May 5, 2020Updated 6 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- Signal processing and clustering of EEG signals☆11Sep 13, 2018Updated 7 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago