jakubcabal / uart-for-fpgaLinks
Simple UART controller for FPGA written in VHDL
☆105Updated 4 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below
Sorting:
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Verilog wishbone components☆124Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆175Updated last year
- A series of CORDIC related projects☆120Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆123Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- ☆137Updated last year
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆45Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Wishbone interconnect utilities☆43Updated this week
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- ☆114Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Library of VHDL components that are useful in larger designs.☆239Updated 2 years ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago
- USB3 PIPE interface for Xilinx 7-Series☆238Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆83Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- VHDL library 4 FPGAs☆182Updated this week