Simple UART controller for FPGA written in VHDL
☆106Aug 7, 2021Updated 4 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI master and SPI slave for FPGA written in VHDL☆183Apr 24, 2021Updated 5 years ago
- ☆24Oct 20, 2023Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 7 months ago
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Apr 28, 2026Updated last week
- Tool to fix FT2232's uart interface configuration for ecp5evn (LFE5UM5G-85F-EVN) board☆12Jun 17, 2021Updated 4 years ago
- ☆14Jan 22, 2026Updated 3 months ago
- C64 core☆14Feb 14, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8☆12Jul 31, 2018Updated 7 years ago
- Notes on the Eclypse Z7 development board☆16Apr 9, 2026Updated 3 weeks ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- ☆24May 3, 2020Updated 6 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- A simple SHA-256 implementation in VHDL☆23Oct 15, 2018Updated 7 years ago
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- For the 2:5 Scale KENBAK-1 Personal Computer Reproduction☆12Jul 6, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Apr 28, 2026Updated last week
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44May 12, 2016Updated 9 years ago
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11Updated this week
- Library of VHDL components that are useful in larger designs.☆244Oct 10, 2023Updated 2 years ago
- ☆18Jul 28, 2022Updated 3 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 5 years ago
- Galaksija computer for FPGA☆17Jul 6, 2025Updated 10 months ago
- WCH-LinkW is a wired/wireless 2.4G dual imitation real debugger, which can be used for online debugging and downloading of WCH RISC-V a…☆29Nov 22, 2023Updated 2 years ago
- ☆14Oct 17, 2023Updated 2 years ago
- Yocto/OpenEmbedded layer showing example recipe☆18Oct 11, 2018Updated 7 years ago
- ☆20May 5, 2020Updated 6 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago