jakubcabal / uart-for-fpga
Simple UART controller for FPGA written in VHDL
☆98Updated 3 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below
Sorting:
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆174Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆164Updated last week
- FPGA Logic Analyzer and GUI☆130Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆70Updated 6 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆37Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆61Updated 3 years ago
- Verilog UART☆164Updated 11 years ago
- Verilog wishbone components☆114Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆113Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- VHDL library 4 FPGAs☆178Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆54Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆164Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- ☆132Updated 5 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆64Updated 2 weeks ago