Simple UART controller for FPGA written in VHDL
☆106Aug 7, 2021Updated 4 years ago
Alternatives and similar repositories for uart-for-fpga
Users that are interested in uart-for-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI master and SPI slave for FPGA written in VHDL☆183Apr 24, 2021Updated 5 years ago
- ☆24Oct 20, 2023Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆12Apr 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Python 3 drivers for HDC1080/HDC1000 for the Raspberry Pi☆10Dec 16, 2018Updated 7 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 8 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- A VHDL UART for communicating over a serial link with an FPGA☆87Mar 1, 2016Updated 10 years ago
- An unofficial LaTeX Beamer theme that is trying to follow the Coprorate Design Guidelines of Leibniz Universität Hannover.☆17Mar 28, 2025Updated last year
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- C64 core☆14Feb 14, 2026Updated 4 months ago
- Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8☆12Jul 31, 2018Updated 7 years ago
- ☆14Jan 22, 2026Updated 4 months ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- Notes on the Eclypse Z7 development board☆16Apr 9, 2026Updated 2 months ago
- ☆25May 3, 2020Updated 6 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ZPUino HDL implementation☆93Aug 6, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Jun 10, 2026Updated last week
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- This project provides a header file which contains wrapper macros for the __builtin_load_no_speculate builtin function defined at https:/…☆45May 8, 2018Updated 8 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- Library of VHDL components that are useful in larger designs.☆245Oct 10, 2023Updated 2 years ago
- Simple SoC in VHDL with full toolchain and custom board.☆28Jun 4, 2018Updated 8 years ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 2 months ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 5 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆18Aug 4, 2025Updated 10 months ago
- ☆14Oct 17, 2023Updated 2 years ago
- A python tool that converts IBIS models to SPICE models☆18Oct 30, 2025Updated 7 months ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- 基于gd32f4xx移植freertos系统 1、支持freertos调度 2、支持fatfs+spi+dma+nor flash(gd25q40) 3、支持fatfs+sdio+dma+sd flash(内存卡32G) 4、支持uart printf 5、片上SRAM运行…☆12Nov 19, 2023Updated 2 years ago