krabo0om / pauloBlazeLinks
A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
☆23Updated 4 years ago
Alternatives and similar repositories for pauloBlaze
Users that are interested in pauloBlaze are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆20Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- ☆45Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆30Updated last year