krabo0om / pauloBlazeLinks
A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
☆22Updated 4 years ago
Alternatives and similar repositories for pauloBlaze
Users that are interested in pauloBlaze are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- ☆20Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 9 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Portable HyperRAM controller☆61Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Open PicoBlaze Assembler☆63Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ☆34Updated last year
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago