krabo0om / pauloBlaze
A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
☆22Updated 3 years ago
Alternatives and similar repositories for pauloBlaze:
Users that are interested in pauloBlaze are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 5 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ☆20Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Library of reusable VHDL components☆28Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- A padring generator for ASICs☆25Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- iDEA FPGA Soft Processor☆16Updated 8 years ago