krabo0om / pauloBlazeLinks
A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
☆22Updated 3 years ago
Alternatives and similar repositories for pauloBlaze
Users that are interested in pauloBlaze are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆20Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- I want to learn [n]Migen.☆41Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Digital Circuit rendering engine☆39Updated last year
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 weeks ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆26Updated 8 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago