krabo0om / pauloBlaze
A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
☆22Updated 3 years ago
Alternatives and similar repositories for pauloBlaze:
Users that are interested in pauloBlaze are comparing it to the libraries listed below
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- ☆20Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- ☆15Updated 2 years ago
- A padring generator for ASICs☆24Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆13Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆12Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago