leonow32 / verilog-fpgaView external linksLinks
Many peripherals in Verilog ready to use
☆41Dec 29, 2024Updated last year
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- ☆13Jul 5, 2019Updated 6 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Updated this week
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- ☆20Nov 18, 2022Updated 3 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆29May 28, 2019Updated 6 years ago
- ☆34Nov 24, 2025Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆75Oct 7, 2022Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Feb 10, 2026Updated last week
- ☆44Jul 20, 2023Updated 2 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆49Aug 20, 2024Updated last year
- UART 16550 core☆38Jul 17, 2014Updated 11 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- OpenPGP in Python using Sequoia PGP☆17Oct 9, 2025Updated 4 months ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Windows Dev Home Application☆17Jan 29, 2024Updated 2 years ago