leonow32 / verilog-fpgaLinks
Many peripherals in Verilog ready to use
☆38Updated 7 months ago
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below
Sorting:
- ☆98Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated 3 weeks ago
- I2C Master Verilog module☆35Updated 2 months ago
- Control and Status Register map generator for HDL projects☆121Updated 2 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆56Updated 3 weeks ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Verilog UART☆177Updated 12 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- ☆70Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated 2 weeks ago