Many peripherals in Verilog ready to use
☆41Dec 29, 2024Updated last year
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated 7 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 6 months ago
- ☆15Jul 5, 2019Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆20Jun 14, 2026Updated 2 months ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆24Dec 3, 2025Updated 9 months ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆45Jul 20, 2023Updated 3 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- ☆10Jul 13, 2021Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated last month
- ☆16Apr 8, 2023Updated 3 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆13Dec 1, 2024Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆16Jul 21, 2022Updated 4 years ago
- A memory mapped VGA controller for ZedBoard☆13Feb 20, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- ☆14May 5, 2025Updated last year
- Processing and comparison of time domain data similar to oscilloscopes in electronics.☆19Aug 27, 2026Updated last week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated 3 weeks ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago