leonow32 / verilog-fpgaLinks
Many peripherals in Verilog ready to use
☆37Updated 5 months ago
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- ☆93Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆51Updated 4 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago
- I2C Master Verilog module☆34Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- RISC-V Nox core☆62Updated 2 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆62Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆51Updated 11 months ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- I2C slave Verilog Design and TestBench☆23Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago