leonow32 / verilog-fpgaLinks
Many peripherals in Verilog ready to use
☆39Updated 10 months ago
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below
Sorting:
- ☆106Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Verilog digital signal processing components☆158Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated last week
- I2C Master Verilog module☆34Updated 4 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Single Port RAM, Dual Port RAM, FIFO☆27Updated 3 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated 3 months ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A series of CORDIC related projects☆116Updated 11 months ago
- Verilog UART☆184Updated 12 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago