Many peripherals in Verilog ready to use
☆42Dec 29, 2024Updated last year
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Mar 25, 2022Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated 2 months ago
- ☆14Jul 5, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆13Jul 28, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆18Sep 2, 2023Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- ☆14Apr 13, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆44Jul 20, 2023Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 months ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- KiCad symbols and footprints created by myself or modified from KiCad library for my projects.☆16Nov 16, 2025Updated 5 months ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆24Feb 29, 2024Updated 2 years ago
- A memory mapped VGA controller for ZedBoard☆12Feb 20, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Dec 1, 2024Updated last year
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 5 months ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆13Mar 4, 2025Updated last year
- Automatically exported from code.google.com/p/cu-hw-gps☆12Apr 29, 2015Updated 10 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 11, 2026Updated last week
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆22Jul 7, 2024Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- AVIL is an open source interpreter (and programming language) originally designed to run on Arduino.☆11Sep 18, 2017Updated 8 years ago
- The repository contains public sources of the CPDev (Control Program Developer) virtual machine runtime (VM). The environment is availabl…☆18Nov 21, 2025Updated 4 months ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 2 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆20Sep 14, 2023Updated 2 years ago