Many peripherals in Verilog ready to use
☆41Dec 29, 2024Updated last year
Alternatives and similar repositories for verilog-fpga
Users that are interested in verilog-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Oct 25, 2024Updated last year
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- I2C communication for FTDI chips using free libftdi☆15Aug 2, 2016Updated 10 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linux driver module package to support Renesas clock synthesizers for PTP (IEEE-1588) and SyncE applications. More information is in the …☆15Nov 30, 2025Updated 9 months ago
- ☆16Apr 8, 2023Updated 3 years ago
- ☆14Apr 13, 2025Updated last year
- ☆13Jan 3, 2026Updated 8 months ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆21Jul 31, 2026Updated last month
- ☆13Dec 1, 2024Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- A memory mapped VGA controller for ZedBoard☆13Feb 20, 2018Updated 8 years ago
- Projects, Codes, Notes, Fixes and Results for book "Hands-On RTOS with Microcontrollers" by Brian Amos and published by Packt.☆12Mar 15, 2025Updated last year
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14May 5, 2025Updated last year
- A loss function originated for regression tasks to learn a representation manifold that is isometric to the label space.☆13Aug 27, 2022Updated 4 years ago
- ESP8266 as wireless AVR (arduino) programmer☆12Nov 30, 2022Updated 3 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated last month
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year