Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆81Mar 21, 2026Updated last month
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆36Apr 4, 2026Updated last month
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- Project Trellis database☆14Sep 15, 2025Updated 7 months ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆67Dec 11, 2025Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 7 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆22May 1, 2026Updated last week
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- PYNQ for Zybo board☆14Jan 30, 2026Updated 3 months ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 8 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- 数字图像处理彩色图像复原☆16Jun 21, 2021Updated 4 years ago
- Experimenting with using Pico PIO as a 6502 Bus Interface☆14Jan 25, 2021Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- This Repository consists of functions to read and write data to multiple pin with high speed on Teensy4.0☆11Jul 15, 2020Updated 5 years ago
- 100道图像处理算法中文版☆13Jul 17, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Oct 20, 2025Updated 6 months ago
- Firmware to Support the SB-6502/65C02☆12Jul 12, 2020Updated 5 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- DisplayPort IP-core☆85Mar 30, 2026Updated last month
- ☆16Mar 6, 2026Updated 2 months ago
- ☆13Jun 29, 2024Updated last year
- An IP-Core for AES50 protocol☆48Mar 27, 2026Updated last month
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- ☆11Sep 18, 2025Updated 7 months ago
- AXI Stream UART (verilog)☆12Oct 3, 2019Updated 6 years ago
- ☆11Nov 17, 2025Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆115Mar 26, 2026Updated last month
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year