viktor-nikolov / MicroBlaze-DDR3-tutorialLinks
Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆52Updated last year
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Verilog digital signal processing components☆143Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Control and Status Register map generator for HDL projects☆116Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- Wishbone interconnect utilities☆41Updated 4 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- I2C controller core☆46Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆32Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆70Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- RISC-V Nox core☆64Updated 3 months ago