Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆73Nov 25, 2025Updated 3 months ago
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below
Sorting:
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆33Sep 13, 2025Updated 5 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- ☆12Jun 9, 2022Updated 3 years ago
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- Generates nice Unicode rendered waveforms.☆14Feb 9, 2024Updated 2 years ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 6 years ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Hardware Description Language Translator☆18Feb 28, 2026Updated last week
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆45Jun 7, 2017Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated 8 months ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Dec 25, 2023Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆62Dec 11, 2025Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Updated this week
- ☆13Updated this week
- DisplayPort IP-core☆83Mar 2, 2026Updated last week
- Docker image generation for Xilinx Petalinux Tools☆40Sep 10, 2025Updated 5 months ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Updated this week
- ☆70Jul 24, 2025Updated 7 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- A tiny yet powerful jQuery-like JavaScript library that simplifies the client-side scripting of HTML.☆12Apr 2, 2025Updated 11 months ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Updated this week
- A minimal command line Minecraft launcher + API with in-built support for mod loaders.☆21Feb 28, 2026Updated last week
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago