viktor-nikolov / MicroBlaze-DDR3-tutorialLinks
Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆55Updated 3 weeks ago
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog UART☆177Updated 12 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A simple DDR3 memory controller☆58Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆98Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Verilog modules required to get the OV7670 camera working☆72Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- A demo system for Ibex including debug support and some peripherals☆73Updated last month
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- ☆27Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year
- SpinalHDL Hardware Math Library☆89Updated last year