viktor-nikolov / MicroBlaze-DDR3-tutorialLinks
Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆66Updated 3 weeks ago
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Verilog digital signal processing components☆161Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Verilog UART☆187Updated 12 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆111Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- A series of CORDIC related projects☆120Updated last year
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆73Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- ☆114Updated 2 years ago
- Basic RISC-V Test SoC☆162Updated 6 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Control and Status Register map generator for HDL projects☆128Updated 6 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year