viktor-nikolov / MicroBlaze-DDR3-tutorialLinks
Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
☆63Updated last month
Alternatives and similar repositories for MicroBlaze-DDR3-tutorial
Users that are interested in MicroBlaze-DDR3-tutorial are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆75Updated 2 years ago
- Verilog digital signal processing components☆158Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A series of CORDIC related projects☆117Updated 11 months ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆163Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆108Updated 2 years ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆100Updated this week
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog UART☆185Updated 12 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated last month
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog modules required to get the OV7670 camera working☆75Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- SpinalHDL Hardware Math Library☆93Updated last year
- Verilog SPI master and slave☆60Updated 9 years ago
- ☆31Updated this week
- Mathematical Functions in Verilog☆95Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 10 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago