nematoli / SPI-FPGA-VHDLLinks
SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
☆45Updated 5 years ago
Alternatives and similar repositories for SPI-FPGA-VHDL
Users that are interested in SPI-FPGA-VHDL are comparing it to the libraries listed below
Sorting:
- FPGA Logic Analyzer and GUI☆146Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- ☆115Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last month
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- ☆15Updated last month
- ☆117Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- FuseSoC standard core library☆151Updated last month
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Verilog wishbone components☆123Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆194Updated this week
- ☆139Updated last week
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆62Updated 3 years ago
- Many peripherals in Verilog ready to use☆41Updated last year
- Basic USB-CDC device core (Verilog)☆84Updated 4 years ago
- ☆41Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago