nematoli / SPI-FPGA-VHDLLinks
SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
☆40Updated 5 years ago
Alternatives and similar repositories for SPI-FPGA-VHDL
Users that are interested in SPI-FPGA-VHDL are comparing it to the libraries listed below
Sorting:
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- SPI master and SPI slave for FPGA written in VHDL☆181Updated 4 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- ☆104Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Flexible VHDL library☆189Updated 2 years ago
- FPGA Logic Analyzer and GUI☆139Updated 2 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆56Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated this week
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Verilog wishbone components☆118Updated last year
- A tube guitar amplifier power supply VHDL project☆17Updated 10 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 4 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- FuseSoC standard core library☆147Updated 4 months ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆181Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Single Port RAM, Dual Port RAM, FIFO☆27Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ☆136Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Library of VHDL components that are useful in larger designs.☆236Updated last year