nematoli / SPI-FPGA-VHDLLinks
SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
☆45Updated 5 years ago
Alternatives and similar repositories for SPI-FPGA-VHDL
Users that are interested in SPI-FPGA-VHDL are comparing it to the libraries listed below
Sorting:
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Wishbone interconnect utilities☆44Updated last week
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- ☆114Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- FPGA Logic Analyzer and GUI☆145Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆193Updated 3 weeks ago
- ☆117Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆79Updated 2 weeks ago
- Verilog wishbone components☆123Updated last year
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆61Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆73Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆83Updated 4 years ago
- VHDL library 4 FPGAs☆184Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆84Updated last year
- Flexible VHDL library☆191Updated 2 years ago
- I2C slave Verilog Design and TestBench☆27Updated 6 years ago
- Many peripherals in Verilog ready to use☆40Updated last year
- A simple I2C minion in VHDL☆61Updated 6 years ago
- A tube guitar amplifier power supply VHDL project☆17Updated last year
- ☆33Updated 2 years ago