Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt
☆190Apr 22, 2026Updated 6 months ago
Alternatives and similar repositories for The-FPGA-Programming-Handbook-Second-Edition
Users that are interested in The-FPGA-Programming-Handbook-Second-Edition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Dec 28, 2025Updated 10 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 6 years ago
- ☆22Mar 30, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 9 months ago
- A Python-based Spice Simulator☆11Jun 17, 2021Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- FPGA Guide☆16Jan 2, 2022Updated 4 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 6 months ago
- Lattice ice40 up5k Raspberry Pi hat designed for using the secondary memory interface (SMI)☆16Nov 11, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tool for creating HDL-Schematics☆10Updated this week
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Verilog HDL files☆193Oct 7, 2026Updated 3 weeks ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- ☆35Nov 24, 2021Updated 4 years ago
- A json ODBC driver for use with Altium database libraries☆18Sep 19, 2026Updated last month
- Everything needed for ulx3s FPGA☆16Oct 12, 2020Updated 6 years ago
- SPICE based IBIS simulation☆18Jan 2, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Jan 9, 2016Updated 10 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆23Mar 26, 2024Updated 2 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆59Apr 27, 2017Updated 9 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 2 weeks ago
- ☆23Oct 20, 2023Updated 3 years ago
- ☆16Mar 24, 2020Updated 6 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆34Aug 28, 2024Updated 2 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Oct 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Companion Repo for the FreeRTOS Course☆18Dec 16, 2025Updated 10 months ago
- ☆10Jan 9, 2016Updated 10 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- FPGA design toolkit with templates and standard modules☆28May 31, 2026Updated 5 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago