Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt
☆140Mar 2, 2026Updated last month
Alternatives and similar repositories for The-FPGA-Programming-Handbook-Second-Edition
Users that are interested in The-FPGA-Programming-Handbook-Second-Edition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Mar 30, 2023Updated 3 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆17Sep 16, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆25Aug 28, 2024Updated last year
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- ☆10Jan 9, 2016Updated 10 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆38Apr 13, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 10 months ago
- ☆13Jan 9, 2016Updated 10 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Minimum hardware design for RTL-SDR in m.2 key-e form☆25May 27, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 9 months ago
- Convolutional Neural Network in C (for educational purposes)☆31Jan 18, 2021Updated 5 years ago
- Perceptron-based branch predictor written in C++☆13Dec 14, 2016Updated 9 years ago
- ☆15Jan 9, 2016Updated 10 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- Design files and schematic for Piunora☆53Mar 26, 2024Updated 2 years ago
- ☆11Jul 2, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆495Jul 15, 2025Updated 9 months ago
- Architecting and Building High Speed SoCs, published by Packt☆29Jan 18, 2023Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Collection of Open Source IoT Designs☆10Apr 4, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- USB test instrument☆100Aug 27, 2024Updated last year
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.☆10Nov 30, 2017Updated 8 years ago
- ☆20Jan 9, 2016Updated 10 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆18Feb 25, 2021Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated 2 years ago