Alternatives and similar repositories for boost-edif-parser

Users that are interested in boost-edif-parser are comparing it to the libraries listed below

• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆40Updated last year
• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆27Updated 5 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 8 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated last year
• litaotju / edif-parser
  A c project for EDIF format parse.
  ☆13Updated 9 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆122Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 4 years ago
• Emersondjp / liberty_training
  liberty介绍--LIBERATE工具使用
  ☆16Updated 6 years ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆39Updated 5 years ago
• ahmed-agiza / EDAViewer
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆72Updated 2 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆13Updated 6 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆28Updated 9 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 4 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆26Updated 3 weeks ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆229Updated 11 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 2 years ago
• bhunt2 / DDR4Sim
  DDR4 Simulation Project in System Verilog
  ☆42Updated 10 years ago
• linux1299 / DandRiscvSoC
  ☆11Updated 4 months ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆31Updated 4 years ago
• Nic30 / d3-hwschematic
  D3.js and ELK based schematic visualizer
  ☆104Updated last year
• PXVI / ip_amba_ahb_ms_rtl_v
  RTL design for the AMBA AHB protocol.
  ☆8Updated 3 weeks ago
• Ravenslofty / librecell
  ☆25Updated 4 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆101Updated 2 years ago