Alternatives and similar repositories for AXL-SKILL

Users that are interested in AXL-SKILL are comparing it to the libraries listed below

• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆120Updated 5 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆93Updated 4 years ago
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆20Updated 3 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆49Updated 9 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆26Updated 2 years ago
• hanun2999 / cadence-skill
  ☆32Updated 3 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆28Updated 5 years ago
• BitOpenFPGA / OpenICE
  OpenFPGA ICE40UP5K
  ☆35Updated 5 years ago
• DreamSourceLab / DSLogic-hdl
  An open source FPGA design for DSLogic
  ☆168Updated 11 years ago
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆79Updated 5 years ago
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• FEDEVEL / allegro-script-add_layer_name
  ☆23Updated 8 years ago
• uwcms / ZYNQ-IPMC-HW
  ZYNQ-IPMC Hardware
  ☆17Updated 3 years ago
• agural / FPGA-Oscilloscope
  Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.
  ☆116Updated 11 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• olivier-le-sage / camera-filters
  Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
  ☆31Updated 5 years ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆25Updated 3 years ago
• DeamonYang / FPGA_USB2.0_DAQ
  基于USB2.0 的数据采集卡
  ☆20Updated 6 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 10 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆81Updated 4 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆36Updated 5 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆60Updated 3 years ago
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆66Updated 10 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆89Updated 7 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Updated 10 years ago
• Hello-FPGA / BISS-C
  This is BISS-C FPGA IP and It's Driver Repo
  ☆32Updated 2 years ago
• tom66 / scopeapp
  ☆31Updated 5 years ago
• madcowswe / ODriveFPGA
  High performance motor control
  ☆104Updated 9 years ago
• For-up / SEA-S7Guess
  SEA-S7_gesture recognition
  ☆17Updated 5 years ago