Alternatives and similar repositories for AXL-SKILL

Users that are interested in AXL-SKILL are comparing it to the libraries listed below

• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆24Updated 3 years ago
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆17Updated 3 years ago
• hanun2999 / cadence-skill
  ☆23Updated 3 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆115Updated 5 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• FEDEVEL / allegro-script-add_layer_name
  ☆22Updated 7 years ago
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆38Updated 4 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆35Updated 2 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆133Updated 2 months ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆14Updated 3 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆40Updated last year
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆92Updated 3 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆13Updated 4 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• mark-marinas / pe_tools-vcdToPattern
  tool for converting vcd(value change dump) to ate pattern.
  ☆11Updated 9 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆42Updated 6 years ago
• mvsoliveira / PCBpy
  A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…
  ☆13Updated 4 years ago
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆71Updated 3 years ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆45Updated last year
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆48Updated 9 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆73Updated 4 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆84Updated 7 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆50Updated 2 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆38Updated 3 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆21Updated 2 years ago
• juulsA / exportJson
  Skill script for Allegro PCB designer, which generates a JSON representation of the board.
  ☆23Updated 3 weeks ago