uoyniXnaH / AXL-SKILL

Related projects ⓘ

Alternatives and complementary repositories for AXL-SKILL

• hanun2999 / cadence-skill
  ☆14Updated 2 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆75Updated 7 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆104Updated 4 years ago
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆12Updated 2 years ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆18Updated 2 years ago
• Werni2A / OpenOrCadParser
  OpenOrCadParser - FOSS Parser for Cadence OrCAD designs.
  ☆56Updated 3 months ago
• FEDEVEL / allegro-script-add_layer_name
  ☆19Updated 7 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆11Updated 5 years ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆34Updated 7 years ago
• Werni2A / OpenAllegroParser
  OpenAllegroParser - FOSS Parser for Cadence Allegro designs.
  ☆48Updated 2 years ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆29Updated 9 months ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆12Updated 3 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆29Updated 3 years ago
• SokolovRV / ModbusRTU
  Modbus block on FPGA
  ☆11Updated 4 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆46Updated 8 years ago
• jonpry / Pill
  Skill language interpreter
  ☆57Updated 4 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆52Updated 7 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆89Updated 3 years ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆12Updated 9 years ago
• electronics-and-drives / SPAM
  SKILL Package Manager
  ☆9Updated 5 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆182Updated 6 months ago
• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆60Updated last year
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆45Updated 2 years ago
• uwcms / ZYNQ-IPMC-HW
  ZYNQ-IPMC Hardware
  ☆16Updated 2 years ago
• circuitvalley / USB3_MIPI_CSI2_RX_V2_Crosslink_NX
  MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…
  ☆47Updated 4 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆116Updated 2 months ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆53Updated 2 years ago