BitOpenFPGA / OpenICE
OpenFPGA ICE40UP5K
☆32Updated 4 years ago
Alternatives and similar repositories for OpenICE
Users that are interested in OpenICE are comparing it to the libraries listed below
Sorting:
- turbo 8051☆29Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Simple mono FM Radio.☆48Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- fpga jtag hardware☆21Updated 2 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- 8051 core☆104Updated 10 years ago
- AD7606 driver verilog☆40Updated 5 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- QSPI for SoC☆22Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- Verilog Repository for GIT☆32Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- USB 1.1 Host and Function IP core☆22Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- fpga based nes box☆21Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆25Updated last year
- Peripheral Interface of FPGA☆37Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 7 months ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆21Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago