Alternatives and similar repositories for kicadpcb:

Users that are interested in kicadpcb are comparing it to the libraries listed below

• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆10Updated last month
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆16Updated this week
• x-epic / EpicFV
  ☆20Updated 4 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆21Updated 4 years ago
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆36Updated 3 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 5 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆35Updated 6 years ago
• pulp-platform / redundancy_cells
  SystemVerilog IPs and Modules for architectural redundancy designs.
  ☆11Updated last month
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆30Updated 3 years ago
• chiphackers / ModelNetlist
  This repository contains a simple model for representing netlist (electronics) in python
  ☆9Updated 3 months ago
• iamkrvikash / OpenSRAM
  SRAM Design using OpenSource Applications
  ☆17Updated 3 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆31Updated 5 years ago
• dawsonjon / Chips-Demo
  Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.
  ☆15Updated 7 years ago
• The-OpenROAD-Project / PcbRouter
  ☆29Updated 4 years ago
• bhunt2 / DDR4Sim
  DDR4 Simulation Project in System Verilog
  ☆36Updated 10 years ago
• PeterAaser / tdt4255-chisel-intro
  ☆26Updated 4 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆20Updated 7 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆33Updated 4 months ago
• oscc-ip / sdram
  An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …
  ☆16Updated this week
• hdl-util / mipi-ccs
  Control a MIPI Camera over I2C
  ☆21Updated 4 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• b224hisl / rioschip
  ☆33Updated 2 years ago
• The-OpenROAD-Project / OpenROAD-Cloud
  The source code that empowers OpenROAD Cloud
  ☆12Updated 4 years ago
• A-suozhang / Verilog_Uart_With_Fifo
  Implemented The UART with FIFO
  ☆13Updated 5 years ago
• The-OpenROAD-Project / PCB-PR-App
  ☆15Updated 4 years ago
• grebe / ofdm
  Chisel Things for OFDM
  ☆30Updated 4 years ago
• pulp-platform / adv_dbg_if
  Advanced Debug Interface
  ☆14Updated 2 months ago