Alternatives and similar repositories for kicadpcb:

Users that are interested in kicadpcb are comparing it to the libraries listed below

• siorpaes / BareBonesCortexM0
  Extremely basic CortexM0 SoC based on ARM DesignStart Eval
  ☆24Updated 6 years ago
• linuxbest / ahci_mpi
  an sata controller using smallest resource.
  ☆15Updated 10 years ago
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆35Updated 3 years ago
• chiphackers / ModelNetlist
  This repository contains a simple model for representing netlist (electronics) in python
  ☆9Updated last month
• mvsoliveira / PCBpy
  A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…
  ☆13Updated 3 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆31Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆20Updated 4 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 5 years ago
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆30Updated 4 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆27Updated 3 years ago
• litaotju / edif-parser
  A c project for EDIF format parse.
  ☆11Updated 8 years ago
• SpinalHDL / SpinalDoc-RTD
  The sources of the online SpinalHDL doc
  ☆26Updated last week
• iamkrvikash / OpenSRAM
  SRAM Design using OpenSource Applications
  ☆16Updated 3 years ago
• freecores / jtag
  JTAG Test Access Port (TAP)
  ☆31Updated 10 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆13Updated 10 years ago
• x-epic / EpicFV
  ☆20Updated 3 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆35Updated 3 years ago
• A-suozhang / Verilog_Uart_With_Fifo
  Implemented The UART with FIFO
  ☆12Updated 5 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 7 years ago
• aomtoku / hdmi-ts
  hdmi-ts Project
  ☆13Updated 7 years ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆22Updated 6 years ago
• freecores / usbhostslave
  USB 1.1 Host and Function IP core
  ☆19Updated 10 years ago
• freecores / uart16550
  UART 16550 core
  ☆32Updated 10 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆37Updated 4 years ago
• subutai-attic / pars
  ☆28Updated 7 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆34Updated 4 years ago
• pulp-platform / jtag_dpi
  JTAG DPI module for SystemVerilog RTL simulations
  ☆27Updated 9 years ago