Alternatives and similar repositories for ModelNetlist:

Users that are interested in ModelNetlist are comparing it to the libraries listed below

• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆16Updated this week
• ganeshgore / spydrnet-physical
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆11Updated this week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 4 years ago
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆26Updated 4 months ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆64Updated 3 months ago
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆9Updated 5 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆13Updated this week
• pybfms / pybfms
  Provides automation scripts for building BFMs
  ☆16Updated 3 years ago
• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆11Updated 8 years ago
• ieee-ceda-datc / datc-rdf-calibrations
  ☆17Updated 5 months ago
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆21Updated 2 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated last month
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆25Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 5 years ago
• The-OpenROAD-Project-Attic / Resizer
  ☆14Updated 5 years ago
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆17Updated last year
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆23Updated 4 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆15Updated 8 years ago
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆21Updated this week
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated last year
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆13Updated last month
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆18Updated 5 months ago
• pulp-platform / ELAU
  ☆13Updated 9 months ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated this week