Alternatives and similar repositories for PCBpy

Users that are interested in PCBpy are comparing it to the libraries listed below

• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆15Updated 4 years ago
• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆34Updated 4 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Updated 2 months ago
• makarandkapoor / Circuit_Tree_Designs
  This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…
  ☆29Updated 7 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆25Updated 5 years ago
• linuxbest / ahci_mpi
  an sata controller using smallest resource.
  ☆17Updated 12 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆53Updated 2 years ago
• xupsh / Amp-zynq
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆22Updated 10 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆42Updated 3 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆39Updated 2 years ago
• ultraembedded / usb_sniffer
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59Updated 5 years ago
• bharathk005 / Verilog_projects
  HDMI + GPU-pipeline + FFT
  ☆14Updated 9 years ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆66Updated 2 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 8 years ago
• ucam-comparch / pcie-sata-adaptor-board
  PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs
  ☆25Updated 12 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆37Updated 5 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated this week
• Stanlazy / ZYNQ_Ruler
  Yet Another XC7Z010 Board
  ☆17Updated 3 years ago
• mjlyons / vSPI
  Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…
  ☆41Updated last year
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆31Updated 4 years ago
• Lombiq / Hastlayer-Hardware-Framework---Catapult
  Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.
  ☆13Updated 5 years ago
• julbouln / dvi_lvds
  DVI to LVDS Verilog converter
  ☆25Updated 9 years ago
• regymm / ymmcu-ft2232
  FT2232HL JTAG & UART Downloader
  ☆20Updated 4 years ago
• freecores / usb_phy
  USB 1.1 PHY
  ☆11Updated 11 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆32Updated 5 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Updated 10 years ago
• circuitvalley / Cypress-FX3-USB3
  Project related to Cypress FX3 USB 3.0 Controller published on
  ☆15Updated 6 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆48Updated 5 years ago